{"id":"https://openalex.org/W1980988524","doi":"https://doi.org/10.1109/iccd.2012.6378682","title":"Engineering crossbar based emerging memory technologies","display_name":"Engineering crossbar based emerging memory technologies","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W1980988524","doi":"https://doi.org/10.1109/iccd.2012.6378682","mag":"1980988524"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2012.6378682","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2012.6378682","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 30th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079732524","display_name":"Sachhidh Kannan","orcid":null},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]},{"id":"https://openalex.org/I90965887","display_name":"SUNY Polytechnic Institute","ror":"https://ror.org/000fxgx19","country_code":"US","type":"education","lineage":["https://openalex.org/I90965887"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sachhidh Kannan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Polytechnic Institute of New York University, Brooklyn, USA","Department of Electrical and Computer Engineering, Polytechnic Institute of New York University, Brooklyn , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Polytechnic Institute of New York University, Brooklyn, USA","institution_ids":["https://openalex.org/I90965887","https://openalex.org/I57206974"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Polytechnic Institute of New York University, Brooklyn , USA","institution_ids":["https://openalex.org/I57206974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059126377","display_name":"Jeyavijayan Rajendran","orcid":"https://orcid.org/0000-0003-3687-3746"},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]},{"id":"https://openalex.org/I90965887","display_name":"SUNY Polytechnic Institute","ror":"https://ror.org/000fxgx19","country_code":"US","type":"education","lineage":["https://openalex.org/I90965887"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeyavijayan Rajendran","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Polytechnic Institute of New York University, Brooklyn, USA","Department of Electrical and Computer Engineering, Polytechnic Institute of New York University, Brooklyn , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Polytechnic Institute of New York University, Brooklyn, USA","institution_ids":["https://openalex.org/I90965887","https://openalex.org/I57206974"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Polytechnic Institute of New York University, Brooklyn , USA","institution_ids":["https://openalex.org/I57206974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059648257","display_name":"Ramesh Karri","orcid":"https://orcid.org/0000-0001-7989-5617"},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]},{"id":"https://openalex.org/I90965887","display_name":"SUNY Polytechnic Institute","ror":"https://ror.org/000fxgx19","country_code":"US","type":"education","lineage":["https://openalex.org/I90965887"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramesh Karri","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Polytechnic Institute of New York University, Brooklyn, USA","Department of Electrical and Computer Engineering, Polytechnic Institute of New York University, Brooklyn , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Polytechnic Institute of New York University, Brooklyn, USA","institution_ids":["https://openalex.org/I90965887","https://openalex.org/I57206974"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Polytechnic Institute of New York University, Brooklyn , USA","institution_ids":["https://openalex.org/I57206974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059987567","display_name":"Ozgur Sinanoglu","orcid":"https://orcid.org/0000-0003-0782-0397"},"institutions":[{"id":"https://openalex.org/I120250893","display_name":"New York University Abu Dhabi","ror":"https://ror.org/00e5k0821","country_code":"AE","type":"education","lineage":["https://openalex.org/I120250893","https://openalex.org/I57206974"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Ozgur Sinanoglu","raw_affiliation_strings":["Department of Engineering, New York University, Abu Dhabi, Abu Dhabi, UAE","Department of Engineering, New York University Abu Dhabi, Abu Dhabi, UAE"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Engineering, New York University, Abu Dhabi, Abu Dhabi, UAE","institution_ids":["https://openalex.org/I120250893"]},{"raw_affiliation_string":"Department of Engineering, New York University Abu Dhabi, Abu Dhabi, UAE","institution_ids":["https://openalex.org/I120250893"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.05860856,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"478","last_page":"479"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8879871964454651},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.8529230356216431},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7047014236450195},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.6518400311470032},{"id":"https://openalex.org/keywords/sense","display_name":"Sense (electronics)","score":0.5055544376373291},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4840914011001587},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.46414509415626526},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.4466203451156616},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43677639961242676},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43414825201034546},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3809766173362732},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.36136698722839355},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3084249496459961},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2664951980113983},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25779592990875244},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18270418047904968},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10033848881721497},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08388295769691467}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8879871964454651},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.8529230356216431},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7047014236450195},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.6518400311470032},{"id":"https://openalex.org/C143141573","wikidata":"https://www.wikidata.org/wiki/Q7450971","display_name":"Sense (electronics)","level":2,"score":0.5055544376373291},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4840914011001587},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.46414509415626526},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.4466203451156616},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43677639961242676},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43414825201034546},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3809766173362732},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.36136698722839355},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3084249496459961},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2664951980113983},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25779592990875244},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18270418047904968},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10033848881721497},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08388295769691467},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2012.6378682","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2012.6378682","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 30th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1591927989","https://openalex.org/W2043782913","https://openalex.org/W2108720817","https://openalex.org/W2112181056","https://openalex.org/W2147235346","https://openalex.org/W6661312104"],"related_works":["https://openalex.org/W3005999147","https://openalex.org/W3176428941","https://openalex.org/W3089883684","https://openalex.org/W4232634182","https://openalex.org/W4301187613","https://openalex.org/W2923038022","https://openalex.org/W3008646524","https://openalex.org/W4385624997","https://openalex.org/W2593506445","https://openalex.org/W2076211355"],"abstract_inverted_index":{"Emerging":[0],"Resistive":[1],"Random":[2],"Access":[3],"Memories":[4],"(RRAM)":[5],"devices":[6],"are":[7],"an":[8],"attractive":[9],"option":[10],"for":[11],"future":[12],"memory":[13,54,72],"architectures":[14],"due":[15],"to":[16,42],"their":[17,23],"low-power":[18],"and":[19,30,60,82],"high":[20],"density.":[21],"However,":[22],"capacity":[24,45],"is":[25],"limited":[26],"by":[27,49,73],"sneak":[28,56,78],"paths":[29],"the":[31,34,44,51,61,67,71],"sensitivity":[32],"of":[33,46,70],"sense":[35,62],"amplifiers":[36],"(SA).":[37],"We":[38],"develop":[39],"a":[40],"framework":[41,65],"maximize":[43],"RRAM":[47],"memories":[48],"modeling":[50],"interactions":[52],"between":[53],"capacity,":[55],"paths,":[57],"device":[58],"parameters,":[59],"amplifier.":[63],"The":[64],"explores":[66],"design":[68],"space":[69],"considering":[74],"different":[75],"read/write":[76],"mechanisms,":[77],"path":[79],"elimination":[80],"techniques,":[81],"multi-level":[83],"storage.":[84]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}