{"id":"https://openalex.org/W2005519189","doi":"https://doi.org/10.1109/iccd.2012.6378659","title":"Fast error aware model for arithmetic and logic circuits","display_name":"Fast error aware model for arithmetic and logic circuits","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W2005519189","doi":"https://doi.org/10.1109/iccd.2012.6378659","mag":"2005519189"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2012.6378659","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2012.6378659","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 30th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059630722","display_name":"Samy Zaynoun","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Samy Zaynoun","raw_affiliation_strings":["Electrical Engineering and Computer Science Department, University of California, Irvine, Irvine, CA, USA","Electrical Engineering and Computer Science Department, University of California Irvine, Irvine, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Science Department, University of California, Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Electrical Engineering and Computer Science Department, University of California Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086728071","display_name":"Muhammad S. Khairy","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Muhammad S. Khairy","raw_affiliation_strings":["Electrical Engineering and Computer Science Department, University of California, Irvine, Irvine, CA, USA","Electrical Engineering and Computer Science Department, University of California Irvine, Irvine, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Science Department, University of California, Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Electrical Engineering and Computer Science Department, University of California Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013660772","display_name":"Ahmed M. Eltawil","orcid":"https://orcid.org/0000-0003-1849-083X"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ahmed M. Eltawil","raw_affiliation_strings":["Electrical Engineering and Computer Science Department, University of California, Irvine, Irvine, CA, USA","Electrical Engineering and Computer Science Department, University of California Irvine, Irvine, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Science Department, University of California, Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Electrical Engineering and Computer Science Department, University of California Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008034875","display_name":"Fadi Kurdahi","orcid":"https://orcid.org/0000-0002-6982-365X"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fadi J. Kurdahi","raw_affiliation_strings":["Electrical Engineering and Computer Science Department, University of California, Irvine, Irvine, CA, USA","Electrical Engineering and Computer Science Department, University of California Irvine, Irvine, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Science Department, University of California, Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"Electrical Engineering and Computer Science Department, University of California Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077252302","display_name":"Amin Khajeh","orcid":"https://orcid.org/0000-0003-0770-0109"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amin Khajeh","raw_affiliation_strings":["INTEL, Research Laboratory, Hillsboro, OR, USA","Intel Labs,Hillsboro,Oregon,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INTEL, Research Laboratory, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs,Hillsboro,Oregon,USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"ec 8","issue":null,"first_page":"322","last_page":"328"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6426368355751038},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.6245853900909424},{"id":"https://openalex.org/keywords/cordic","display_name":"CORDIC","score":0.5863822102546692},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.5692971348762512},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5218050479888916},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5142061710357666},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.5063172578811646},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5060388445854187},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.49782228469848633},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.48849642276763916},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4883393943309784},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.47837749123573303},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4680563807487488},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4547246992588043},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4410468339920044},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.437562495470047},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.43566399812698364},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41709041595458984},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.41666221618652344},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4065156579017639},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3437865376472473},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22560015320777893},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1792813539505005},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15242460370063782},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14465978741645813},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.11573711037635803}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6426368355751038},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.6245853900909424},{"id":"https://openalex.org/C58870171","wikidata":"https://www.wikidata.org/wiki/Q116076","display_name":"CORDIC","level":3,"score":0.5863822102546692},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.5692971348762512},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5218050479888916},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5142061710357666},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.5063172578811646},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5060388445854187},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.49782228469848633},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.48849642276763916},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4883393943309784},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.47837749123573303},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4680563807487488},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4547246992588043},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4410468339920044},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.437562495470047},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.43566399812698364},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41709041595458984},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.41666221618652344},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4065156579017639},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3437865376472473},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22560015320777893},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1792813539505005},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15242460370063782},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14465978741645813},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.11573711037635803},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2012.6378659","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2012.6378659","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 30th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320337392","display_name":"Division of Electrical, Communications and Cyber Systems","ror":"https://ror.org/01krpsy48"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1967709031","https://openalex.org/W2098421025","https://openalex.org/W2100711733","https://openalex.org/W2115452265","https://openalex.org/W2115930883","https://openalex.org/W2134067926","https://openalex.org/W2134509461","https://openalex.org/W2159099207","https://openalex.org/W2160240353","https://openalex.org/W2296253867","https://openalex.org/W3103339143","https://openalex.org/W4238543231","https://openalex.org/W6679827605"],"related_works":["https://openalex.org/W2991418621","https://openalex.org/W2120397377","https://openalex.org/W3118171061","https://openalex.org/W2160574794","https://openalex.org/W3140964507","https://openalex.org/W2288715629","https://openalex.org/W2079245511","https://openalex.org/W1994265547","https://openalex.org/W1973928325","https://openalex.org/W2005519189"],"abstract_inverted_index":{"As":[0],"a":[1,48,84],"result":[2],"of":[3,43,83],"supply":[4],"voltage":[5,17,53],"reduction":[6],"and":[7,32,37,97],"process":[8],"variations":[9],"effects,":[10],"the":[11,40,44,62,89],"error":[12,27],"free":[13],"margin":[14],"for":[15,30],"dynamic":[16],"scaling":[18,54],"has":[19],"been":[20],"drastically":[21],"reduced.":[22],"This":[23],"paper":[24],"presents":[25],"an":[26],"aware":[28],"model":[29,91],"arithmetic":[31],"logic":[33],"circuits":[34],"that":[35],"accurately":[36],"rapidly":[38],"estimates":[39],"propagation":[41],"delays":[42],"output":[45],"bits":[46],"in":[47],"digital":[49],"block":[50],"operating":[51],"under":[52],"to":[55,71],"identify":[56],"circuit-level":[57,74],"failures":[58,75],"(timing":[59],"violations)":[60],"within":[61],"block.":[63],"Consequently,":[64],"these":[65],"failure":[66],"models":[67],"are":[68],"then":[69],"used":[70],"examine":[72],"how":[73],"affect":[76],"system-level":[77],"reliability.":[78,98],"A":[79],"case":[80],"study":[81],"consisting":[82],"CORDIC":[85],"DSP":[86],"unit":[87],"employing":[88],"proposed":[90],"provides":[92],"tradeoffs":[93],"between":[94],"power,":[95],"performance":[96]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}