{"id":"https://openalex.org/W2118597853","doi":"https://doi.org/10.1109/iccd.2012.6378615","title":"Xpipes: A latency insensitive parameterized network-on-chip architecture for multi-processor SoCs","display_name":"Xpipes: A latency insensitive parameterized network-on-chip architecture for multi-processor SoCs","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W2118597853","doi":"https://doi.org/10.1109/iccd.2012.6378615","mag":"2118597853"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2012.6378615","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2012.6378615","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 30th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089732408","display_name":"Matteo Dall'Osso","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Matteo Dall'Osso","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy","University of Bologna, DEIS, Viale Risorgimento, 2 Bologna (Italy)"],"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"University of Bologna, DEIS, Viale Risorgimento, 2 Bologna (Italy)","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078660885","display_name":"Gianluca Biccari","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianluca Biccari","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy","University of Bologna, DEIS, Viale Risorgimento, 2 Bologna (Italy)"],"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"University of Bologna, DEIS, Viale Risorgimento, 2 Bologna (Italy)","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103699101","display_name":"Luca Giovannini","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Giovannini","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy","University of Bologna, DEIS, Viale Risorgimento, 2 Bologna (Italy)"],"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"University of Bologna, DEIS, Viale Risorgimento, 2 Bologna (Italy)","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011268330","display_name":"Davide Bertozzi","orcid":"https://orcid.org/0000-0001-7462-4551"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Bertozzi","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy","University of Bologna, DEIS, Viale Risorgimento, 2 Bologna (Italy)"],"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"University of Bologna, DEIS, Viale Risorgimento, 2 Bologna (Italy)","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy","University of Bologna, DEIS, Viale Risorgimento, 2 Bologna (Italy)"],"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"University of Bologna, DEIS, Viale Risorgimento, 2 Bologna (Italy)","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5089732408"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":10.033,"has_fulltext":false,"cited_by_count":185,"citation_normalized_percentile":{"value":0.98398322,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"45","last_page":"48"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8206014633178711},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.673452615737915},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6581188440322876},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.607666552066803},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.604224443435669},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5354533195495605},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5180245041847229},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5012352466583252},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4721432030200958},{"id":"https://openalex.org/keywords/network-interface","display_name":"Network interface","score":0.45440030097961426},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2372165024280548},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0995747447013855}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8206014633178711},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.673452615737915},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6581188440322876},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.607666552066803},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.604224443435669},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5354533195495605},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5180245041847229},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5012352466583252},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4721432030200958},{"id":"https://openalex.org/C103987645","wikidata":"https://www.wikidata.org/wiki/Q985806","display_name":"Network interface","level":3,"score":0.45440030097961426},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2372165024280548},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0995747447013855},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2012.6378615","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2012.6378615","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 30th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unife.it:11392/1848501","is_oa":false,"landing_page_url":"http://hdl.handle.net/11392/1848501","pdf_url":null,"source":{"id":"https://openalex.org/S4306400369","display_name":"Institutional Research Information System University of Ferrara (University of Ferrara)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201324441","host_organization_name":"University of Ferrara","host_organization_lineage":["https://openalex.org/I201324441"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1528455493","https://openalex.org/W1885706698","https://openalex.org/W2050487400","https://openalex.org/W2063306466","https://openalex.org/W2067086919","https://openalex.org/W2096856647","https://openalex.org/W2102081731","https://openalex.org/W2115294662","https://openalex.org/W2119677480","https://openalex.org/W2138034360","https://openalex.org/W2140245535","https://openalex.org/W2160566592","https://openalex.org/W2160642395","https://openalex.org/W4236258190","https://openalex.org/W4254440925","https://openalex.org/W6680414422","https://openalex.org/W6817363484"],"related_works":["https://openalex.org/W2033923590","https://openalex.org/W2376124569","https://openalex.org/W2372348522","https://openalex.org/W2135667768","https://openalex.org/W2517347894","https://openalex.org/W2387047473","https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W1581055755","https://openalex.org/W3141352748"],"abstract_inverted_index":{"The":[0,51,66],"growing":[1],"complexity":[2],"of":[3,37,53,74,88],"customizable":[4],"embedded":[5],"multi-processor":[6,34],"architectures":[7],"for":[8,33,106],"digital":[9],"media":[10],"processing":[11],"will":[12],"soon":[13],"require":[14],"highly":[15],"scalable":[16,28],"network-on-chip":[17],"based":[18],"communication":[19,105],"infrastructures.":[20],"In":[21],"this":[22],"paper,":[23],"we":[24],"propose":[25],"xpipes,":[26],"a":[27,85],"and":[29,63,102,124],"high-performance":[30],"NoC":[31,58],"architecture":[32],"SoCs,":[35],"consisting":[36],"soft":[38],"macros":[39],"that":[40],"can":[41,81],"be":[42,82],"turned":[43],"into":[44],"instance-specific":[45],"network":[46,76],"components":[47,55],"at":[48,71,121],"instantiation":[49],"time.":[50],"flexibility":[52],"its":[54],"allows":[56],"our":[57],"to":[59,90],"support":[60,103],"both":[61],"homogeneous":[62],"heterogeneous":[64],"architectures.":[65],"interface":[67],"with":[68,84],"IP":[69],"cores":[70],"the":[72,75,122],"periphery":[73],"is":[77],"standardized":[78],"(OCP-based).":[79],"Links":[80],"pipelined":[83],"flexible":[86],"number":[87],"stages":[89],"decouple":[91],"data":[92],"introduction":[93],"speed":[94],"from":[95],"worst-case":[96],"link":[97,108],"delay.":[98],"Switches":[99],"are":[100],"lightweight":[101],"reliable":[104],"arbitrary":[107],"pipeline":[109],"depths":[110],"(latency":[111],"insensitive":[112],"operation).":[113],"xpipes":[114],"has":[115],"been":[116],"described":[117],"in":[118],"synthesizable":[119],"SystemC,":[120],"cycle-accurate":[123],"signal-accurate":[125],"level.":[126]},"counts_by_year":[{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":10},{"year":2012,"cited_by_count":9}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}