{"id":"https://openalex.org/W1983712565","doi":"https://doi.org/10.1109/iccd.2011.6081443","title":"Comparative analysis of copper and CNT interconnects for H-tree clock distribution","display_name":"Comparative analysis of copper and CNT interconnects for H-tree clock distribution","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W1983712565","doi":"https://doi.org/10.1109/iccd.2011.6081443","mag":"1983712565"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2011.6081443","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2011.6081443","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 29th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030136471","display_name":"Vish Ganti","orcid":null},"institutions":[{"id":"https://openalex.org/I71838634","display_name":"San Francisco State University","ror":"https://ror.org/05ykr0121","country_code":"US","type":"education","lineage":["https://openalex.org/I71838634"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vish Ganti","raw_affiliation_strings":["San Francisco State University, USA","San Francisco State University,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"San Francisco State University, USA","institution_ids":["https://openalex.org/I71838634"]},{"raw_affiliation_string":"San Francisco State University,USA","institution_ids":["https://openalex.org/I71838634"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066983905","display_name":"Hamid Mahmoodi","orcid":"https://orcid.org/0000-0003-4237-3086"},"institutions":[{"id":"https://openalex.org/I71838634","display_name":"San Francisco State University","ror":"https://ror.org/05ykr0121","country_code":"US","type":"education","lineage":["https://openalex.org/I71838634"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hamid Mahmoodi","raw_affiliation_strings":["San Francisco State University, USA","San Francisco State University,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"San Francisco State University, USA","institution_ids":["https://openalex.org/I71838634"]},{"raw_affiliation_string":"San Francisco State University,USA","institution_ids":["https://openalex.org/I71838634"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I71838634"],"apc_list":null,"apc_paid":null,"fwci":0.4475,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.52855808,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"447","last_page":"448"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8538738489151001},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.715651273727417},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.6136850118637085},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5977292060852051},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5880664587020874},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.5146823525428772},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.48881933093070984},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47021201252937317},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.46064215898513794},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4559685289859772},{"id":"https://openalex.org/keywords/carbon-nanotube","display_name":"Carbon nanotube","score":0.4467931091785431},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4387189745903015},{"id":"https://openalex.org/keywords/global-positioning-system","display_name":"Global Positioning System","score":0.4183090925216675},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4074885845184326},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3981218934059143},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.39134642481803894},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3720071315765381},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.35930269956588745},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29585814476013184},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15766450762748718},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.14059174060821533}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8538738489151001},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.715651273727417},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.6136850118637085},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5977292060852051},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5880664587020874},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5146823525428772},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.48881933093070984},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47021201252937317},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.46064215898513794},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4559685289859772},{"id":"https://openalex.org/C513720949","wikidata":"https://www.wikidata.org/wiki/Q1778729","display_name":"Carbon nanotube","level":2,"score":0.4467931091785431},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4387189745903015},{"id":"https://openalex.org/C60229501","wikidata":"https://www.wikidata.org/wiki/Q18822","display_name":"Global Positioning System","level":2,"score":0.4183090925216675},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4074885845184326},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3981218934059143},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.39134642481803894},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3720071315765381},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.35930269956588745},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29585814476013184},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15766450762748718},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.14059174060821533},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2011.6081443","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2011.6081443","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 29th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1501346096","https://openalex.org/W1527137186","https://openalex.org/W2116259070","https://openalex.org/W4254173926","https://openalex.org/W6677001606"],"related_works":["https://openalex.org/W2075400577","https://openalex.org/W2087612346","https://openalex.org/W2164715378","https://openalex.org/W2282665643","https://openalex.org/W2474747038","https://openalex.org/W2135926377","https://openalex.org/W2587665273","https://openalex.org/W2909835564","https://openalex.org/W2144402314","https://openalex.org/W2112595964"],"abstract_inverted_index":{"Clock":[0],"distribution":[1,17,51,109],"network":[2,18,110],"is":[3,61,71],"an":[4],"important":[5],"part":[6],"of":[7,39,49,59,106],"digital":[8],"integrated":[9],"circuits.":[10],"The":[11],"clock":[12,43,63,79,104,108,141],"signal":[13],"carried":[14],"by":[15,111],"the":[16,26,40,42,46,50,57,101,113,140],"has":[19],"to":[20,29,34,145],"reach":[21],"every":[22],"end":[23],"node":[24],"at":[25],"same":[27],"time":[28,55],"ensure":[30],"synchronized":[31],"switching.":[32],"Due":[33],"mismatches":[35],"among":[36,45],"different":[37],"nodes":[38,48],"H-tree,":[41],"transitions":[44],"final":[47],"tree":[52],"show":[53,133],"some":[54],"difference,":[56],"maximum":[58],"which":[60],"called":[62],"skew.":[64],"In":[65],"modern":[66],"CMOS":[67],"technologies,":[68],"copper":[69,90,115,147],"interconnect":[70],"popular":[72],"for":[73,96],"high":[74],"level":[75],"interconnects":[76,116,138],"such":[77],"as":[78],"and":[80,128],"power":[81],"routing.":[82],"Carbon":[83],"Nanotube":[84],"(CNT)":[85],"exhibits":[86],"less":[87],"resistivity":[88],"than":[89],"making":[91],"it":[92],"a":[93],"better":[94],"material":[95],"interconnect.":[97],"This":[98],"paper":[99],"compares":[100],"impact":[102],"on":[103],"skew":[105,142],"H-tree":[107],"replacing":[112],"traditional":[114,146],"with":[117],"carbon":[118,136],"nanotube":[119,137],"interconnects.":[120,148],"By":[121],"applying":[122],"temperature":[123],"mismatch,":[124,127,130],"threshold":[125],"voltage":[126],"process":[129],"our":[131],"findings":[132],"that":[134],"using":[135],"reduces":[139],"significantly":[143],"compared":[144]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}