{"id":"https://openalex.org/W1969339852","doi":"https://doi.org/10.1109/iccd.2011.6081440","title":"Towards a tool for implementing delay-free ECC in embedded memories","display_name":"Towards a tool for implementing delay-free ECC in embedded memories","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W1969339852","doi":"https://doi.org/10.1109/iccd.2011.6081440","mag":"1969339852"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2011.6081440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2011.6081440","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 29th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026538301","display_name":"Thierry Bonnoit","orcid":"https://orcid.org/0000-0001-5011-1102"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Thierry Bonnoit","raw_affiliation_strings":["TIMA Laboratory (CNRS, Grenoble INP, UJF), Grenoble, France","[TIMA laboratory, CNRS/Grenoble INP/UJF, France]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory (CNRS, Grenoble INP, UJF), Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I4210087012","https://openalex.org/I177483745","https://openalex.org/I899635006","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"[TIMA laboratory, CNRS/Grenoble INP/UJF, France]","institution_ids":["https://openalex.org/I177483745","https://openalex.org/I1294671590","https://openalex.org/I106785703"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039513293","display_name":"M. Nicolaidis","orcid":"https://orcid.org/0000-0003-1091-9339"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Michael Nicolaidis","raw_affiliation_strings":["TIMA Laboratory (CNRS, Grenoble INP, UJF), Grenoble, France","[TIMA laboratory, CNRS/Grenoble INP/UJF, France]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory (CNRS, Grenoble INP, UJF), Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I4210087012","https://openalex.org/I177483745","https://openalex.org/I899635006","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"[TIMA laboratory, CNRS/Grenoble INP/UJF, France]","institution_ids":["https://openalex.org/I177483745","https://openalex.org/I1294671590","https://openalex.org/I106785703"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109240766","display_name":"Nacer-Eddine Zergainoh","orcid":null},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Nacer-Eddine Zergainoh","raw_affiliation_strings":["TIMA Laboratory (CNRS, Grenoble INP, UJF), Grenoble, France","[TIMA laboratory, CNRS/Grenoble INP/UJF, France]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory (CNRS, Grenoble INP, UJF), Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I4210087012","https://openalex.org/I177483745","https://openalex.org/I899635006","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"[TIMA laboratory, CNRS/Grenoble INP/UJF, France]","institution_ids":["https://openalex.org/I177483745","https://openalex.org/I1294671590","https://openalex.org/I106785703"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2703,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59035732,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"441","last_page":"442"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8027114868164062},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.6738224625587463},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.6567526459693909},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5735799670219421},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5711453557014465},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5496070981025696},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5227082967758179},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.445247083902359},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.44023141264915466},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4062393605709076},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3678542375564575},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32478058338165283},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32211270928382874},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22171694040298462},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10048097372055054},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09098118543624878}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8027114868164062},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.6738224625587463},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.6567526459693909},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5735799670219421},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5711453557014465},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5496070981025696},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5227082967758179},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.445247083902359},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.44023141264915466},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4062393605709076},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3678542375564575},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32478058338165283},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32211270928382874},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22171694040298462},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10048097372055054},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09098118543624878},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2011.6081440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2011.6081440","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 29th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00671337v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00671337","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE International Conference on Computer Design (ICCD'11), Oct 2011, Amherst, Ma., United States. pp.441 - 442, ⟨10.1109/ICCD.2011.6081440⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W191095354","https://openalex.org/W2032096459","https://openalex.org/W2098867093","https://openalex.org/W2105175332","https://openalex.org/W2156667996","https://openalex.org/W2747423783"],"related_works":["https://openalex.org/W2368824897","https://openalex.org/W1508050556","https://openalex.org/W1910862367","https://openalex.org/W2379365082","https://openalex.org/W2370747590","https://openalex.org/W2030109976","https://openalex.org/W2369260257","https://openalex.org/W2389120450","https://openalex.org/W55249799","https://openalex.org/W2980068837"],"abstract_inverted_index":{"The":[0],"reliability":[1],"of":[2,21,60,98,116],"modern":[3,13],"Integrated":[4],"Circuits":[5],"is":[6,62],"affected":[7],"by":[8,31,67],"nanometric":[9],"scaling.":[10],"In":[11,73,108],"many":[12],"designs":[14],"embedded":[15],"memories":[16,54],"occupy":[17],"the":[18,22,32,63,68,102,113],"largest":[19],"part":[20],"die":[23],"and":[24,70,85,119],"are":[25,36,48],"designed":[26],"as":[27,29],"tight":[28],"allowed":[30],"process.":[33],"So":[34],"they":[35],"more":[37],"prone":[38],"to":[39],"failures":[40],"than":[41],"other":[42],"circuits.":[43,72],"Error":[44],"correcting":[45],"codes":[46],"(ECC)":[47],"a":[49,95,120],"convenient":[50],"mean":[51],"for":[52],"protecting":[53],"against":[55],"failures.":[56],"A":[57],"major":[58],"drawback":[59],"ECC":[61,80,104],"speed":[64],"penalty":[65],"induced":[66],"encoding":[69],"decoding":[71],"[5],":[74],"we":[75,111],"propose":[76],"an":[77,117],"architecture":[78],"eliminating":[79],"delays":[81],"in":[82,105],"both":[83],"read":[84],"write":[86],"paths.":[87],"However,":[88],"this":[89,109],"previous":[90],"work":[91],"does":[92],"not":[93],"describe":[94],"generic":[96],"set":[97],"rules":[99],"enabling":[100],"inserting":[101],"delay-free":[103],"any":[106],"design.":[107],"paper,":[110],"present":[112],"key":[114],"points":[115],"algorithm":[118],"related":[121],"tool":[122],"automating":[123],"its":[124],"implementation.":[125]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}