{"id":"https://openalex.org/W2041689696","doi":"https://doi.org/10.1109/iccd.2011.6081438","title":"Precise exception support for decoupled run-time monitoring architectures","display_name":"Precise exception support for decoupled run-time monitoring architectures","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2041689696","doi":"https://doi.org/10.1109/iccd.2011.6081438","mag":"2041689696"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2011.6081438","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2011.6081438","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 29th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110271663","display_name":"Daniel Deng","orcid":null},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Daniel Y. Deng","raw_affiliation_strings":["Cornell University, Ithaca, NY, USA","Cornell University Ithaca, NY 14853, USA"],"affiliations":[{"raw_affiliation_string":"Cornell University, Ithaca, NY, USA","institution_ids":["https://openalex.org/I205783295"]},{"raw_affiliation_string":"Cornell University Ithaca, NY 14853, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024329178","display_name":"G. Edward Suh","orcid":"https://orcid.org/0000-0001-6409-9888"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Edward Suh","raw_affiliation_strings":["Cornell University, Ithaca, NY, USA","Cornell University Ithaca, NY 14853, USA"],"affiliations":[{"raw_affiliation_string":"Cornell University, Ithaca, NY, USA","institution_ids":["https://openalex.org/I205783295"]},{"raw_affiliation_string":"Cornell University Ithaca, NY 14853, USA","institution_ids":["https://openalex.org/I205783295"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5110271663"],"corresponding_institution_ids":["https://openalex.org/I205783295"],"apc_list":null,"apc_paid":null,"fwci":0.4276,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.7185492,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"37","issue":null,"first_page":"437","last_page":"438"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8178306818008423},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6694483757019043},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5464178919792175},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.47341233491897583},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.4313998520374298},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42341169714927673},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.34723833203315735},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.28764766454696655}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8178306818008423},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6694483757019043},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5464178919792175},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.47341233491897583},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.4313998520374298},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42341169714927673},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.34723833203315735},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.28764766454696655},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2011.6081438","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2011.6081438","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 29th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320337345","display_name":"Office of Naval Research","ror":"https://ror.org/00rk2pe57"},{"id":"https://openalex.org/F4320338281","display_name":"Army Research Office","ror":"https://ror.org/05epdh915"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2107916517","https://openalex.org/W2115996698","https://openalex.org/W2139588056","https://openalex.org/W2153543246","https://openalex.org/W2242837385","https://openalex.org/W3150696551"],"related_works":["https://openalex.org/W1585007175","https://openalex.org/W2382521049","https://openalex.org/W2144385241","https://openalex.org/W4300101996","https://openalex.org/W2165950148","https://openalex.org/W4253593777","https://openalex.org/W2951497643","https://openalex.org/W4403053866","https://openalex.org/W2142393343","https://openalex.org/W2338854850"],"abstract_inverted_index":{"Recently,":[0],"researchers":[1],"have":[2],"proposed":[3],"decoupled":[4,28,66],"monitoring":[5,29],"architectures":[6,30],"that":[7,76],"utilize":[8],"parallel":[9],"hardware":[10],"such":[11],"as":[12],"multi-cores":[13],"or":[14],"accelerators":[15],"to":[16,58,89],"enable":[17],"fine-grained":[18],"security":[19],"and":[20,36,83],"reliability":[21],"checks":[22],"with":[23,65],"low":[24,80],"overheads.":[25],"However,":[26],"today's":[27],"lack":[31],"support":[32,59],"for":[33],"precise":[34,60],"exceptions":[35,61],"can":[37],"only":[38],"detect":[39],"an":[40,47,55,72],"exception":[41],"after":[42],"the":[43],"monitored":[44],"program":[45],"completes":[46],"erroneous":[48],"operation.":[49],"In":[50],"this":[51],"paper,":[52],"we":[53],"present":[54],"architectural":[56],"mechanism":[57],"in":[62],"nonspeculative":[63],"processors":[64],"monitors.":[67],"Experimental":[68],"results":[69],"based":[70],"on":[71],"RTL":[73],"implementation":[74],"show":[75],"our":[77],"approach":[78],"has":[79],"area,":[81],"power,":[82],"performance":[84],"overheads":[85],"even":[86],"when":[87],"applied":[88],"simple,":[90],"in-order":[91],"processors.":[92]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}