{"id":"https://openalex.org/W2068001396","doi":"https://doi.org/10.1109/iccd.2011.6081426","title":"A morphable phase change memory architecture considering frequent zero values","display_name":"A morphable phase change memory architecture considering frequent zero values","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2068001396","doi":"https://doi.org/10.1109/iccd.2011.6081426","mag":"2068001396"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2011.6081426","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2011.6081426","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 29th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103253382","display_name":"Mohammad Arjomand","orcid":"https://orcid.org/0000-0003-1213-7349"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohammad Arjomand","raw_affiliation_strings":["HPCAN Laboratory, Computer Engineering Department, Sharif University of Technology, Tehran, Iran","HPCAN Lab, Computer Engineering Department, Sharif University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"HPCAN Laboratory, Computer Engineering Department, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"HPCAN Lab, Computer Engineering Department, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084490632","display_name":"Amin Jadidi","orcid":"https://orcid.org/0000-0002-6208-4540"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Amin Jadidi","raw_affiliation_strings":["HPCAN Laboratory, Computer Engineering Department, Sharif University of Technology, Tehran, Iran","HPCAN Lab, Computer Engineering Department, Sharif University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"HPCAN Laboratory, Computer Engineering Department, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"HPCAN Lab, Computer Engineering Department, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067008084","display_name":"Ali Shafiee","orcid":"https://orcid.org/0000-0001-7154-9138"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Ali Shafiee","raw_affiliation_strings":["HPCAN Laboratory, Computer Engineering Department, Sharif University of Technology, Tehran, Iran","HPCAN Lab, Computer Engineering Department, Sharif University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"HPCAN Laboratory, Computer Engineering Department, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"HPCAN Lab, Computer Engineering Department, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040238844","display_name":"Hamid Sarbazi\u2010Azad","orcid":"https://orcid.org/0000-0003-4079-8603"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hamid Sarbazi-Azad","raw_affiliation_strings":["HPCAN Laboratory, Computer Engineering Department, Sharif University of Technology, Tehran, Iran","HPCAN Lab, Computer Engineering Department, Sharif University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"HPCAN Laboratory, Computer Engineering Department, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"HPCAN Lab, Computer Engineering Department, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8034,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.85787923,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"373","last_page":"380"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.8292316794395447},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7638359069824219},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6495970487594604},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5945799946784973},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5255091190338135},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.46869683265686035},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.46841540932655334},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4649803340435028},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4616028666496277},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4496222734451294},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.4412572681903839},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4330231249332428},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39419347047805786},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3615294098854065},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.29165875911712646},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.25489968061447144},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1671660840511322},{"id":"https://openalex.org/keywords/phase-change","display_name":"Phase change","score":0.11198276281356812},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10463997721672058},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08811062574386597},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08704742789268494}],"concepts":[{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.8292316794395447},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7638359069824219},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6495970487594604},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5945799946784973},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5255091190338135},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.46869683265686035},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.46841540932655334},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4649803340435028},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4616028666496277},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4496222734451294},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.4412572681903839},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4330231249332428},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39419347047805786},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3615294098854065},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.29165875911712646},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.25489968061447144},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1671660840511322},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.11198276281356812},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10463997721672058},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08811062574386597},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08704742789268494},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2011.6081426","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2011.6081426","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 29th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8500000238418579,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1541467180","https://openalex.org/W1927325493","https://openalex.org/W2095872092","https://openalex.org/W2097823832","https://openalex.org/W2102449048","https://openalex.org/W2116674125","https://openalex.org/W2120635877","https://openalex.org/W2122004371","https://openalex.org/W2123728009","https://openalex.org/W2124632665","https://openalex.org/W2132153846","https://openalex.org/W2135393827","https://openalex.org/W2164264749","https://openalex.org/W3143418657","https://openalex.org/W3146613441","https://openalex.org/W4244981065","https://openalex.org/W6632555794","https://openalex.org/W6640473738"],"related_works":["https://openalex.org/W2019862949","https://openalex.org/W2349033888","https://openalex.org/W4392942704","https://openalex.org/W2999811406","https://openalex.org/W2146569998","https://openalex.org/W1490825209","https://openalex.org/W2543577874","https://openalex.org/W3134061447","https://openalex.org/W2736277924","https://openalex.org/W4364362257"],"abstract_inverted_index":{"Phase":[0],"Change":[1],"Memory":[2],"(PCM)":[3],"is":[4,21,112,137],"emerging":[5],"as":[6],"a":[7,81,184,199],"high-dense":[8],"and":[9,51,94,154,173,176,233],"power-efficient":[10],"choice":[11],"for":[12,79,189],"future":[13],"main":[14,67,84,116,161,207],"memory":[15,85,117,162,208,222],"systems.":[16],"While":[17],"PCM":[18,45,170,206],"cell":[19],"size":[20],"marching":[22],"towards":[23],"minimum":[24],"achievable":[25],"feature":[26],"size,":[27],"recent":[28],"prototypes":[29],"effectively":[30],"improve":[31],"device":[32],"scalability":[33],"by":[34,124],"storing":[35],"multiple":[36],"bits":[37,135],"per":[38],"each":[39],"cell.":[40],"Unfortunately,":[41],"Multi-Level":[42],"Cell":[43,57],"(MLC)":[44],"devices":[46,96,145],"offer":[47],"higher":[48],"access":[49,192],"time":[50],"energy":[52],"when":[53,119],"compared":[54],"to":[55,63,193,214],"Single-Level":[56],"(SLC)":[58],"counterparts":[59],"making":[60],"it":[61],"difficult":[62],"incorporate":[64],"MLC":[65,93,131,205],"in":[66,139,144,159,230],"memory.":[68],"To":[69],"address":[70],"this":[71,125],"challenge,":[72],"we":[73],"proposes":[74],"Zero-value-based":[75],"Morphable":[76],"PCM,":[77],"ZM-PCM":[78,101,127,211],"short,":[80],"novel":[82],"MLC-PCM":[83],"architecture":[86],"which":[87,227],"tries":[88],"incorporating":[89],"benefits":[90],"of":[91,168,178,220],"both":[92],"SLC":[95,141],"within":[97,115],"the":[98,104,140],"same":[99],"structure.":[100],"relies":[102],"on":[103,198,218],"observation":[105],"that":[106,136,210],"zero":[107,130],"value":[108],"at":[109],"various":[110],"granularities":[111],"frequently":[113],"occurred":[114],"transactions":[118],"running":[120],"PARSEC-2":[121],"programs.":[122],"Motivated":[123],"observation,":[126],"codes":[128],"redundant":[129],"cells":[132,223],"into":[133],"limited":[134],"storable":[138],"(or":[142],"alternatively":[143],"with":[146,150,156,202,224],"fewer":[147],"bits)":[148],"form":[149],"improved":[151],"latency,":[152],"energy,":[153],"lifetime":[155,234],"no":[157],"reduction":[158],"available":[160],"capacity.":[163],"We":[164,181],"evaluate":[165],"microarchitecture":[166],"design":[167],"morphable":[169],"cell,":[171],"coding":[172,194],"decoding":[174],"algorithms":[175],"details":[177],"related":[179],"circuits.":[180],"also":[182],"introduce":[183],"simple":[185],"area-efficient":[186],"caching":[187],"mechanism":[188],"fast":[190],"cost-efficient":[191],"metadata.":[195],"Our":[196],"evaluation":[197],"quad-core":[200],"CMP":[201],"4GB":[203],"8-bit":[204],"shows":[209],"morphs":[212],"up":[213],"93%":[215],"(and":[216],"50%":[217],"average)":[219],"all":[221],"lower":[225],"densities":[226],"directly":[228],"turns":[229],"performance,":[231],"power":[232],"enhancement.":[235]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}