{"id":"https://openalex.org/W2047074089","doi":"https://doi.org/10.1109/iccd.2011.6081425","title":"Exploring the vulnerability of CMPs to soft errors with 3D stacked non-volatile memory","display_name":"Exploring the vulnerability of CMPs to soft errors with 3D stacked non-volatile memory","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2047074089","doi":"https://doi.org/10.1109/iccd.2011.6081425","mag":"2047074089"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2011.6081425","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2011.6081425","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 29th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101850376","display_name":"Guangyu Sun","orcid":"https://orcid.org/0000-0001-6436-0820"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Guangyu Sun","raw_affiliation_strings":["Center of Energy-Efficient Computing and Applications, Peking University, China","Center for Energy-Efficient Computing and Applications, Peking University, China"],"affiliations":[{"raw_affiliation_string":"Center of Energy-Efficient Computing and Applications, Peking University, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Center for Energy-Efficient Computing and Applications, Peking University, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034278781","display_name":"Eren Kursun","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eren Kursun","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, USA","IBM Thomas J.Watson Research Center, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, USA","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"IBM Thomas J.Watson Research Center, USA#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022486346","display_name":"Jude A. Rivers","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]},{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jude A. Rivers","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, USA","IBM Thomas J.Watson Research Center, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, USA","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"IBM Thomas J.Watson Research Center, USA#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100385336","display_name":"Yuan Xie","orcid":"https://orcid.org/0000-0003-2093-1788"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuan Xie","raw_affiliation_strings":["Computer Science and Engineering Department, Pennsylvania State University, USA","[Computer Science and Engineering Department, Pennsylvania State University, USA]"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering Department, Pennsylvania State University, USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"[Computer Science and Engineering Department, Pennsylvania State University, USA]","institution_ids":["https://openalex.org/I130769515"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101850376"],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":1.5112,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.83373103,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"366","last_page":"372"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7671908140182495},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7036479115486145},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.690156877040863},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.670150101184845},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5777424573898315},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5718193650245667},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5205605626106262},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4722774922847748},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4528317451477051},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4300234615802765},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.42269662022590637},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4157615005970001},{"id":"https://openalex.org/keywords/resilience","display_name":"Resilience (materials science)","score":0.4135254919528961},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.3476329445838928},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3095369040966034},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2904786169528961},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.27644458413124084},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.22309526801109314},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.21208059787750244},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.20884138345718384},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.19248569011688232},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17224133014678955},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13855338096618652}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7671908140182495},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7036479115486145},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.690156877040863},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.670150101184845},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5777424573898315},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5718193650245667},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5205605626106262},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4722774922847748},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4528317451477051},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4300234615802765},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.42269662022590637},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4157615005970001},{"id":"https://openalex.org/C2779585090","wikidata":"https://www.wikidata.org/wiki/Q3457762","display_name":"Resilience (materials science)","level":2,"score":0.4135254919528961},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.3476329445838928},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3095369040966034},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2904786169528961},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.27644458413124084},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.22309526801109314},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.21208059787750244},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.20884138345718384},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.19248569011688232},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17224133014678955},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13855338096618652},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2011.6081425","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2011.6081425","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 29th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-133623","is_oa":false,"landing_page_url":"http://gateway.isiknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=LinksAMR&SrcApp=PARTNER_APP&DestLinkType=FullRecord&DestApp=WOS&KeyUT=000298257400059","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320337392","display_name":"Division of Electrical, Communications and Cyber Systems","ror":"https://ror.org/01krpsy48"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W160422864","https://openalex.org/W1977958109","https://openalex.org/W1982398126","https://openalex.org/W1983816564","https://openalex.org/W1987131925","https://openalex.org/W2005522813","https://openalex.org/W2021009421","https://openalex.org/W2022740893","https://openalex.org/W2028641195","https://openalex.org/W2042076387","https://openalex.org/W2059807497","https://openalex.org/W2064977311","https://openalex.org/W2075769654","https://openalex.org/W2080019739","https://openalex.org/W2084007230","https://openalex.org/W2102449048","https://openalex.org/W2102840382","https://openalex.org/W2105102111","https://openalex.org/W2126938195","https://openalex.org/W2135393827","https://openalex.org/W2139730616","https://openalex.org/W2141736089","https://openalex.org/W2144512449","https://openalex.org/W2152905088","https://openalex.org/W2160428323","https://openalex.org/W2164264749","https://openalex.org/W2169875292","https://openalex.org/W2170382128","https://openalex.org/W2472395098","https://openalex.org/W4249144718","https://openalex.org/W6606583247","https://openalex.org/W6655795209","https://openalex.org/W6675291186","https://openalex.org/W6680835552","https://openalex.org/W6681089294","https://openalex.org/W6682568903"],"related_works":["https://openalex.org/W1970350948","https://openalex.org/W2070259460","https://openalex.org/W1965869623","https://openalex.org/W2000563648","https://openalex.org/W2161895684","https://openalex.org/W99133382","https://openalex.org/W1991333076","https://openalex.org/W2167200107","https://openalex.org/W2138596439","https://openalex.org/W3011604854"],"abstract_inverted_index":{"Spin-transfer":[0],"Torque":[1],"Random":[2],"Access":[3],"Memory":[4],"(STT-RAM)":[5],"emerges":[6],"for":[7,65,75,136],"on-chip":[8],"memory":[9],"in":[10,41,45,84,106,143],"microprocessor":[11,121],"architectures.":[12,67],"Thanks":[13],"to":[14,24,115],"the":[15,53,85,117,128,140],"magnetic":[16],"field":[17],"based":[18,33,43],"storage":[19],"STT-RAM":[20,64,79],"cells":[21],"have":[22],"immunity":[23],"radiation":[25],"induced":[26],"soft":[27,54],"errors":[28],"that":[29],"affect":[30],"electrical":[31],"charge":[32],"data":[34],"storage,":[35],"which":[36],"is":[37],"a":[38],"major":[39],"challenge":[40],"SRAM":[42],"caches":[44,80],"current":[46],"microprocessors.":[47],"In":[48],"this":[49],"study":[50],"we":[51],"explore":[52],"error":[55],"resilience":[56],"benefits":[57],"and":[58,94,112,126,133],"design":[59,88],"trade":[60],"offs":[61],"of":[62,78,108,130,139,145],"3D-stacked":[63],"multi-core":[66],"We":[68,97,124],"use":[69],"3D":[70],"stacking":[71],"as":[72],"an":[73,99],"enabler":[74],"modular":[76],"integration":[77],"with":[81],"minimum":[82],"disruption":[83],"baseline":[86],"processor":[87],"flow,":[89],"while":[90],"providing":[91],"further":[92],"interconnectivity":[93],"capacity":[95],"advantages.":[96],"take":[98],"in-depth":[100],"look":[101],"at":[102],"alternative":[103],"replacement":[104],"schemes":[105],"terms":[107,144],"performance,":[109],"power,":[110],"temperature,":[111],"reliability":[113],"trade-offs":[114],"capture":[116],"multi-variable":[118],"optimization":[119],"challenges":[120],"architectures":[122],"face.":[123],"analyze":[125],"compare":[127],"characteristics":[129],"STT-RAM,":[131],"SRAM,":[132],"DRAM":[134],"alternatives":[135],"various":[137],"levels":[138],"cache":[141],"hierarchy":[142],"reliability.":[146]},"counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3}],"updated_date":"2025-11-25T21:42:39.735039","created_date":"2025-10-10T00:00:00"}