{"id":"https://openalex.org/W2090213052","doi":"https://doi.org/10.1109/iccd.2011.6081367","title":"Memory coherence in the age of multicores","display_name":"Memory coherence in the age of multicores","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2090213052","doi":"https://doi.org/10.1109/iccd.2011.6081367","mag":"2090213052"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2011.6081367","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2011.6081367","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 29th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/1721.1/72582","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067207130","display_name":"Mieszko Lis","orcid":"https://orcid.org/0000-0003-3376-4384"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mieszko Lis","raw_affiliation_strings":["Massachusetts Institute of Technology, Cambridge, MA, USA","Massachusetts Institute of Technology, Cambridge , USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]},{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge , USA#TAB#","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017229207","display_name":"Keun Sup Shim","orcid":null},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Keun Sup Shim","raw_affiliation_strings":["Massachusetts Institute of Technology, Cambridge, MA, USA","Massachusetts Institute of Technology, Cambridge , USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]},{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge , USA#TAB#","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070839897","display_name":"Myong Hyon Cho","orcid":null},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Myong Hyon Cho","raw_affiliation_strings":["Massachusetts Institute of Technology, Cambridge, MA, USA","Massachusetts Institute of Technology, Cambridge , USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]},{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge , USA#TAB#","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000525449","display_name":"Srinivas Devadas","orcid":"https://orcid.org/0000-0001-8253-7714"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srinivas Devadas","raw_affiliation_strings":["Massachusetts Institute of Technology, Cambridge, MA, USA","Massachusetts Institute of Technology, Cambridge , USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]},{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge , USA#TAB#","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I63966007"],"apc_list":null,"apc_paid":null,"fwci":0.9501,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.73048226,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8499318957328796},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.7363035678863525},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.681451678276062},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.6581757068634033},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5601149797439575},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5339877009391785},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5315648913383484},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4939778447151184},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4657121002674103},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.4525411128997803},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.42923638224601746},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4147046208381653},{"id":"https://openalex.org/keywords/coherence","display_name":"Coherence (philosophical gambling strategy)","score":0.4106556475162506},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.3876120150089264},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.38682135939598083},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.22012612223625183},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18937259912490845},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.1656215488910675},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.1247536838054657}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8499318957328796},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.7363035678863525},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.681451678276062},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.6581757068634033},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5601149797439575},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5339877009391785},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5315648913383484},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4939778447151184},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4657121002674103},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.4525411128997803},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.42923638224601746},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4147046208381653},{"id":"https://openalex.org/C2781181686","wikidata":"https://www.wikidata.org/wiki/Q4226068","display_name":"Coherence (philosophical gambling strategy)","level":2,"score":0.4106556475162506},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.3876120150089264},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.38682135939598083},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.22012612223625183},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18937259912490845},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.1656215488910675},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.1247536838054657},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iccd.2011.6081367","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2011.6081367","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 29th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.221.4960","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.221.4960","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://csail.mit.edu/%7Edevadas/pubs/iccd-2011.pdf","raw_type":"text"},{"id":"pmh:oai:dspace.mit.edu:1721.1/72582","is_oa":true,"landing_page_url":"http://hdl.handle.net/1721.1/72582","pdf_url":null,"source":{"id":"https://openalex.org/S4306400425","display_name":"DSpace@MIT (Massachusetts Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I63966007","host_organization_name":"Massachusetts Institute of Technology","host_organization_lineage":["https://openalex.org/I63966007"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"MIT web domain","raw_type":"http://purl.org/eprint/type/ConferencePaper"}],"best_oa_location":{"id":"pmh:oai:dspace.mit.edu:1721.1/72582","is_oa":true,"landing_page_url":"http://hdl.handle.net/1721.1/72582","pdf_url":null,"source":{"id":"https://openalex.org/S4306400425","display_name":"DSpace@MIT (Massachusetts Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I63966007","host_organization_name":"Massachusetts Institute of Technology","host_organization_lineage":["https://openalex.org/I63966007"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"MIT web domain","raw_type":"http://purl.org/eprint/type/ConferencePaper"},"sustainable_development_goals":[{"score":0.6899999976158142,"id":"https://metadata.un.org/sdg/10","display_name":"Reduced inequalities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":49,"referenced_works":["https://openalex.org/W1546112212","https://openalex.org/W2017503457","https://openalex.org/W2035720033","https://openalex.org/W2055128632","https://openalex.org/W2066691060","https://openalex.org/W2083868341","https://openalex.org/W2090776550","https://openalex.org/W2095314640","https://openalex.org/W2100192144","https://openalex.org/W2118383989","https://openalex.org/W2122195073","https://openalex.org/W2126372249","https://openalex.org/W2127497003","https://openalex.org/W2133712009","https://openalex.org/W2139397536","https://openalex.org/W2140455011","https://openalex.org/W2142855348","https://openalex.org/W2143515003","https://openalex.org/W2144154231","https://openalex.org/W2145021036","https://openalex.org/W2145851359","https://openalex.org/W2151233837","https://openalex.org/W2151384504","https://openalex.org/W2152450729","https://openalex.org/W2156520818","https://openalex.org/W2157373341","https://openalex.org/W2159747318","https://openalex.org/W2163554928","https://openalex.org/W2164988937","https://openalex.org/W2170830522","https://openalex.org/W2171238453","https://openalex.org/W2480032478","https://openalex.org/W2534660899","https://openalex.org/W2566388502","https://openalex.org/W3003701986","https://openalex.org/W3140062895","https://openalex.org/W3148387930","https://openalex.org/W4230076379","https://openalex.org/W4230315775","https://openalex.org/W4238549726","https://openalex.org/W4243577185","https://openalex.org/W4255387252","https://openalex.org/W6632552955","https://openalex.org/W6654834059","https://openalex.org/W6680105932","https://openalex.org/W6680569787","https://openalex.org/W6683928084","https://openalex.org/W6684301617","https://openalex.org/W6837006576"],"related_works":["https://openalex.org/W254684032","https://openalex.org/W2270763743","https://openalex.org/W126098351","https://openalex.org/W2247651031","https://openalex.org/W2781952239","https://openalex.org/W1848192231","https://openalex.org/W2105141138","https://openalex.org/W1768902350","https://openalex.org/W2089398893","https://openalex.org/W1545683692"],"abstract_inverted_index":{"As":[0],"we":[1,67,137],"enter":[2],"an":[3,118],"era":[4],"of":[5,10,19,30,60,101,134,145],"exascale":[6],"multicores,":[7],"the":[8,23,28,35,44,70,80,97,130,143],"question":[9],"efficiently":[11],"supporting":[12],"a":[13,57,75,102],"shared":[14,32,76,94],"memory":[15,45,61,77,95,124],"model":[16,120],"has":[17],"become":[18],"paramount":[20],"importance.":[21],"On":[22],"one":[24],"hand,":[25],"programmers":[26],"demand":[27],"convenience":[29],"coherent":[31,93],"memory;":[33],"on":[34,43,122],"other,":[36],"growing":[37],"core":[38],"counts":[39],"place":[40],"higher":[41],"demands":[42],"subsystem":[46],"and":[47,99,109,126,132],"increasing":[48],"on-chip":[49],"distances":[50],"mean":[51],"that":[52,91,141],"interconnect":[53],"delays":[54],"are":[55],"becoming":[56],"significant":[58],"part":[59],"access":[62],"latencies.":[63],"In":[64],"this":[65],"article,":[66],"first":[68],"review":[69],"traditional":[71],"techniques":[72],"for":[73,129],"providing":[74],"abstraction":[78],"at":[79],"hardware":[81],"level":[82],"in":[83],"multicore":[84],"systems.":[85],"We":[86,113],"describe":[87,138],"two":[88],"new":[89],"schemes":[90,140],"guarantee":[92],"without":[96],"complexity":[98],"overheads":[100],"cache":[103,111],"coherence":[104],"protocol,":[105],"namely":[106],"execution":[107],"migration":[108],"library":[110],"coherence.":[112],"compare":[114],"these":[115],"approaches":[116],"using":[117],"analytical":[119],"based":[121],"average":[123],"latency,":[125],"give":[127],"intuition":[128],"strengths":[131,144],"weaknesses":[133],"each.":[135],"Finally,":[136],"hybrid":[139],"combine":[142],"different":[146],"schemes.":[147]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}