{"id":"https://openalex.org/W2019477788","doi":"https://doi.org/10.1109/iccd.2010.5647781","title":"Skew-aware capacitive load balancing for low-power zero clock skew rotary oscillatory array","display_name":"Skew-aware capacitive load balancing for low-power zero clock skew rotary oscillatory array","publication_year":2010,"publication_date":"2010-10-01","ids":{"openalex":"https://openalex.org/W2019477788","doi":"https://doi.org/10.1109/iccd.2010.5647781","mag":"2019477788"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2010.5647781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2010.5647781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072530511","display_name":"Vinayak Honkote","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vinayak Honkote","raw_affiliation_strings":["Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Electrical and Computer Engineering, Drexel University,Philadelphia,PA,USA,19104"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University,Philadelphia,PA,USA,19104","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081080799","display_name":"Bar\u0131\u015f Ta\u015fk\u0131n","orcid":"https://orcid.org/0000-0002-7631-5696"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Baris Taskin","raw_affiliation_strings":["Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Electrical and Computer Engineering, Drexel University,Philadelphia,PA,USA,19104"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University,Philadelphia,PA,USA,19104","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5072530511"],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":1.03183777,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.80050466,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"209","last_page":"214"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.8394618630409241},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7717252373695374},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.6613575220108032},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6331327557563782},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.5103420615196228},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4955188035964966},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.48572760820388794},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4631020724773407},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41209688782691956},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3700557351112366},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33885952830314636},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.338803768157959},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.31637030839920044},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.2970505952835083},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.19474318623542786},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1079871654510498}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.8394618630409241},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7717252373695374},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.6613575220108032},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6331327557563782},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.5103420615196228},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4955188035964966},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.48572760820388794},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4631020724773407},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41209688782691956},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3700557351112366},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33885952830314636},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.338803768157959},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.31637030839920044},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.2970505952835083},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.19474318623542786},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1079871654510498},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2010.5647781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2010.5647781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Conference on Computer Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8199999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1505272351","https://openalex.org/W1585683917","https://openalex.org/W2072709984","https://openalex.org/W2074802217","https://openalex.org/W2112595964","https://openalex.org/W2122724421","https://openalex.org/W2138857663","https://openalex.org/W2144402314","https://openalex.org/W2149417654","https://openalex.org/W2155670163","https://openalex.org/W2157488385","https://openalex.org/W2169287990","https://openalex.org/W3141822326","https://openalex.org/W4255697594","https://openalex.org/W6630124008","https://openalex.org/W6681419564"],"related_works":["https://openalex.org/W2164834710","https://openalex.org/W4232019485","https://openalex.org/W2028052815","https://openalex.org/W4327499872","https://openalex.org/W2123512677","https://openalex.org/W2116259070","https://openalex.org/W2128528443","https://openalex.org/W2066822161","https://openalex.org/W2132548233","https://openalex.org/W2097706495"],"abstract_inverted_index":{"Rotary":[0],"clocking":[1,9],"is":[2,117],"a":[3,31,69,81,87,93],"traveling":[4],"wave":[5],"based":[6],"high-speed":[7],"resonant":[8],"technology":[10],"with":[11,68,127],"low-power":[12],"and":[13,19,38,86],"controllable-skew":[14],"properties.":[15],"Capacitive":[16],"load":[17],"balance":[18,85],"bounded":[20,70],"clock":[21,90,100],"skew":[22,71,91,95],"are":[23,55,132],"identified":[24],"as":[25,123],"the":[26,36,45,63,66,99,108,112,115,128,136],"primary":[27],"requirements":[28],"to":[29,39,57,92,121],"maintain":[30],"stable":[32],"oscillation":[33],"frequency":[34,109],"across":[35,62,111],"rings":[37,64,113],"achieve":[40,58],"timing":[41],"closure,":[42],"respectively,":[43],"in":[44],"rotary":[46,142],"oscillatory":[47],"array":[48],"(ROA).":[49],"Towards":[50],"this":[51],"end,":[52],"two":[53],"methodologies":[54,131],"proposed":[56,129],"balanced":[59],"capacitive":[60,84],"loads":[61],"of":[65,96,98,114,135],"ROA":[67,116],"constraint.":[72],"Experiments":[73],"performed":[74],"on":[75],"IBM":[76],"R1-R5":[77],"benchmark":[78],"circuits":[79],"show":[80,106],"5.62X":[82],"improved":[83,89],"3.67%":[88],"total":[94],"6.55%":[97],"period":[101],"at":[102],"1.8GHz.":[103],"SPICE":[104],"simulations":[105],"that":[107],"variation":[110],"reduced":[118],"from":[119],"10.14%":[120],"2.12%":[122],"well.":[124],"Power":[125],"dissipated":[126],"optimization":[130],"within":[133],"\u00b11.5%":[134],"conventional":[137],"design":[138],"automation":[139],"techniques":[140],"for":[141],"synchronization.":[143]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}