{"id":"https://openalex.org/W2074593273","doi":"https://doi.org/10.1109/iccd.2010.5647778","title":"Incremental gate sizing for late process changes","display_name":"Incremental gate sizing for late process changes","publication_year":2010,"publication_date":"2010-10-01","ids":{"openalex":"https://openalex.org/W2074593273","doi":"https://doi.org/10.1109/iccd.2010.5647778","mag":"2074593273"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2010.5647778","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2010.5647778","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100383921","display_name":"John Lee","orcid":"https://orcid.org/0000-0002-0914-2975"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"John Lee","raw_affiliation_strings":["Electrical Engineering Department, UCLA, USA","Electrical Engineering Department, UCLA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, UCLA, USA","institution_ids":[]},{"raw_affiliation_string":"Electrical Engineering Department, UCLA, USA#TAB#","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084229134","display_name":"Puneet Gupta","orcid":"https://orcid.org/0000-0002-6188-1134"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Puneet Gupta","raw_affiliation_strings":["Electrical Engineering Department, UCLA, USA","Electrical Engineering Department, UCLA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, UCLA, USA","institution_ids":[]},{"raw_affiliation_string":"Electrical Engineering Department, UCLA, USA#TAB#","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100383921"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.7646,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.86068828,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"215","last_page":"221"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.8233616948127747},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6589929461479187},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6367795467376709},{"id":"https://openalex.org/keywords/production","display_name":"Production (economics)","score":0.493585467338562},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.48676013946533203},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.48606470227241516},{"id":"https://openalex.org/keywords/engineering-design-process","display_name":"Engineering design process","score":0.4846682846546173},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.4738481640815735},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.45533671975135803},{"id":"https://openalex.org/keywords/concurrent-engineering","display_name":"Concurrent engineering","score":0.4331301152706146},{"id":"https://openalex.org/keywords/process-design","display_name":"Process design","score":0.4312838315963745},{"id":"https://openalex.org/keywords/measure","display_name":"Measure (data warehouse)","score":0.42730921506881714},{"id":"https://openalex.org/keywords/work-in-process","display_name":"Work in process","score":0.4106147885322571},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.297534704208374},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24928069114685059},{"id":"https://openalex.org/keywords/process-engineering","display_name":"Process engineering","score":0.1812623143196106},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15722212195396423},{"id":"https://openalex.org/keywords/process-integration","display_name":"Process integration","score":0.14938664436340332},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11699867248535156},{"id":"https://openalex.org/keywords/operations-management","display_name":"Operations management","score":0.10044527053833008},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.07907712459564209}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.8233616948127747},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6589929461479187},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6367795467376709},{"id":"https://openalex.org/C2778348673","wikidata":"https://www.wikidata.org/wiki/Q739302","display_name":"Production (economics)","level":2,"score":0.493585467338562},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.48676013946533203},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.48606470227241516},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.4846682846546173},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.4738481640815735},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.45533671975135803},{"id":"https://openalex.org/C78382760","wikidata":"https://www.wikidata.org/wiki/Q2288649","display_name":"Concurrent engineering","level":3,"score":0.4331301152706146},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.4312838315963745},{"id":"https://openalex.org/C2780009758","wikidata":"https://www.wikidata.org/wiki/Q6804172","display_name":"Measure (data warehouse)","level":2,"score":0.42730921506881714},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.4106147885322571},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.297534704208374},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24928069114685059},{"id":"https://openalex.org/C21880701","wikidata":"https://www.wikidata.org/wiki/Q2144042","display_name":"Process engineering","level":1,"score":0.1812623143196106},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15722212195396423},{"id":"https://openalex.org/C54725748","wikidata":"https://www.wikidata.org/wiki/Q7247277","display_name":"Process integration","level":2,"score":0.14938664436340332},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11699867248535156},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.10044527053833008},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.07907712459564209},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iccd.2010.5647778","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2010.5647778","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.689.2762","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.689.2762","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://nanocad.ee.ucla.edu/pub/Main/Publications/W7_paper.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.690.7653","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.690.7653","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://nanocad.ee.ucla.edu/pub/Main/Publications/C51_paper.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1969011603","https://openalex.org/W2009085265","https://openalex.org/W2043446758","https://openalex.org/W2044782068","https://openalex.org/W2076489945","https://openalex.org/W2098232236","https://openalex.org/W2098463580","https://openalex.org/W2115970675","https://openalex.org/W2128306262","https://openalex.org/W2131172683","https://openalex.org/W2139344695","https://openalex.org/W2141907973","https://openalex.org/W2142523118","https://openalex.org/W2161815778","https://openalex.org/W2163027960","https://openalex.org/W2293356837","https://openalex.org/W3147222035","https://openalex.org/W4231119589","https://openalex.org/W4231418740","https://openalex.org/W4237870867","https://openalex.org/W4241987548","https://openalex.org/W4245301828","https://openalex.org/W4249551816","https://openalex.org/W6683707382"],"related_works":["https://openalex.org/W2543290882","https://openalex.org/W2735446578","https://openalex.org/W2246407281","https://openalex.org/W2375957266","https://openalex.org/W2115118594","https://openalex.org/W2262919062","https://openalex.org/W2380362485","https://openalex.org/W2098569223","https://openalex.org/W275133101","https://openalex.org/W2108860552"],"abstract_inverted_index":{"Circuit":[0],"design":[1,34,42,82,121],"often":[2],"runs":[3],"in":[4,49,80,130,137],"parallel":[5],"with":[6,141],"the":[7,10,22,33,41,81,105,109],"development":[8],"of":[9,139],"manufacturing":[11,23],"process":[12,24,77],"that":[13],"will":[14],"be":[15],"used":[16],"to":[17,44,55,62,71,88,107,116,128,135],"fabricate":[18],"it.":[19],"However,":[20],"as":[21,32],"matures,":[25],"its":[26,46],"models":[27],"may":[28,39],"undergo":[29],"substantial":[30],"changes":[31,38,78],"nears":[35],"production.":[36],"These":[37],"cause":[40],"itself":[43],"fail":[45],"specifications,":[47],"and":[48,90,103,133],"these":[50,64,95],"cases":[51],"it":[52],"is":[53],"necessary":[54],"perform":[56,72],"an":[57],"Engineering":[58],"Change":[59],"Order":[60],"(ECO)":[61],"correct":[63],"problems.":[65],"We":[66],"present":[67],"a":[68,86,98,117],"new":[69],"framework":[70],"incremental":[73],"gate":[74],"sizing":[75],"for":[76],"late":[79],"cycle.":[83],"This":[84,111],"includes":[85],"method":[87,112],"measure":[89],"estimate":[91],"ECO":[92,124],"cost,":[93],"transform":[94],"costs":[96,125],"into":[97],"linear":[99],"programming":[100],"optimization":[101],"problem,":[102],"solve":[104],"problem":[106],"find":[108],"ECO.":[110],"performs":[113],"well,":[114],"compared":[115],"leading":[118],"commercial":[119],"physical":[120],"tool,":[122],"reducing":[123],"by":[126],"18%":[127],"99%":[129],"changed":[131],"area,":[132],"1%":[134],"96%":[136],"number":[138],"pins":[140],"unnecessary":[142],"pin":[143],"timing":[144],"changes.":[145]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}