{"id":"https://openalex.org/W2073959292","doi":"https://doi.org/10.1109/iccd.2010.5647681","title":"Generation of I/O sequences for a high-level design from those in post-silicon for efficient post-silicon debugging","display_name":"Generation of I/O sequences for a high-level design from those in post-silicon for efficient post-silicon debugging","publication_year":2010,"publication_date":"2010-10-01","ids":{"openalex":"https://openalex.org/W2073959292","doi":"https://doi.org/10.1109/iccd.2010.5647681","mag":"2073959292"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2010.5647681","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2010.5647681","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064459016","display_name":"Yeonbok Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I14396692","display_name":"Tokyo University of Information Sciences","ror":"https://ror.org/044bdx604","country_code":"JP","type":"education","lineage":["https://openalex.org/I14396692"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Yeonbok Lee","raw_affiliation_strings":["Department of Electronics Engineering and Information Systems, University of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering and Information Systems, University of Tokyo, Japan","institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054079223","display_name":"Takeshi Matsumoto","orcid":"https://orcid.org/0000-0002-1517-0761"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takeshi Matsumoto","raw_affiliation_strings":["VLSI Design and Education Center, University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I4210086780","display_name":"Japan Science and Technology Agency","ror":"https://ror.org/00097mb19","country_code":"JP","type":"government","lineage":["https://openalex.org/I4210086780"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["CREST, Japan Science and Technology Agency, Tokyo, Japan","VLSI Design and Education Center, University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"CREST, Japan Science and Technology Agency, Tokyo, Japan","institution_ids":["https://openalex.org/I4210086780"]},{"raw_affiliation_string":"VLSI Design and Education Center, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5064459016"],"corresponding_institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.4994,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6680158,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"402","last_page":"408"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8579933643341064},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.8505406379699707},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7442129254341125},{"id":"https://openalex.org/keywords/controllability","display_name":"Controllability","score":0.6947061419487},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.5389007329940796},{"id":"https://openalex.org/keywords/software-bug","display_name":"Software bug","score":0.4753132462501526},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.4639683961868286},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4565872251987457},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3595714569091797},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3430422842502594},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3190998435020447},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.29551297426223755},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.21404430270195007},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10711896419525146}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8579933643341064},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.8505406379699707},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7442129254341125},{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.6947061419487},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.5389007329940796},{"id":"https://openalex.org/C1009929","wikidata":"https://www.wikidata.org/wiki/Q179550","display_name":"Software bug","level":3,"score":0.4753132462501526},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.4639683961868286},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4565872251987457},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3595714569091797},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3430422842502594},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3190998435020447},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.29551297426223755},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.21404430270195007},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10711896419525146},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2010.5647681","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2010.5647681","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Conference on Computer Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4699999988079071}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1498455513","https://openalex.org/W1574060188","https://openalex.org/W2047314385","https://openalex.org/W2092483417","https://openalex.org/W2122146819","https://openalex.org/W2126098803","https://openalex.org/W2128513456","https://openalex.org/W2135039505","https://openalex.org/W2167718692","https://openalex.org/W3141356049","https://openalex.org/W4239772905"],"related_works":["https://openalex.org/W2332386680","https://openalex.org/W1983142522","https://openalex.org/W1986570998","https://openalex.org/W2782529250","https://openalex.org/W2037921533","https://openalex.org/W2508171592","https://openalex.org/W2801563517","https://openalex.org/W2130864543","https://openalex.org/W2068126039","https://openalex.org/W2041749520"],"abstract_inverted_index":{"Post-silicon":[0],"debugging":[1],"efficiency":[2],"is":[3,50,59],"getting":[4],"more":[5,14],"critical":[6],"to":[7,38,63,75,109,162],"shorten":[8],"the":[9,17,44,54,93,112,132,145,149,155],"time-to-market":[10],"than":[11],"ever,":[12],"as":[13,30],"bugs":[15],"escape":[16],"verification":[18],"in":[19,79],"pre-silicon":[20],"phase.":[21],"Conventionally,":[22],"simulation":[23,45,83],"of":[24,47,56,84,88,106,111,122,148],"corresponding":[25,113],"low-level":[26,89],"design":[27,57,165],"description":[28,58],"such":[29,48],"RTL":[31],"or":[32],"gate-level":[33],"designs":[34],"has":[35],"been":[36],"used":[37],"get":[39],"observability":[40],"and":[41,53,126],"controllability.":[42],"However,":[43],"speed":[46],"levels":[49],"very":[51,60],"slow":[52],"size":[55],"large":[61],"compared":[62],"high-level":[64,85,114],"design.":[65,115,151],"In":[66],"this":[67],"paper,":[68],"we":[69,95,117,134],"first":[70],"introduce":[71],"an":[72,97,136],"approach":[73],"proposing":[74],"debug":[76],"errors":[77],"found":[78],"post-silicon":[80],"phase":[81],"using":[82],"designs,":[86],"instead":[87],"designs.":[90],"To":[91],"achieve":[92],"approach,":[94],"propose":[96,135],"I/O":[98,104,123,137],"sequence":[99,124,138],"mapping":[100,125,139],"method":[101,140,157],"that":[102,154],"maps":[103],"sequences":[105],"chip":[107],"executions":[108],"those":[110],"First,":[116],"give":[118],"a":[119],"formal":[120],"definition":[121],"relevant":[127],"notions.":[128],"Then,":[129],"based":[130],"on":[131],"definition,":[133],"by":[141],"executing":[142],"FSMs":[143],"representing":[144],"interface":[146],"specifications":[147],"target":[150],"We":[152],"demonstrate":[153],"proposed":[156],"can":[158],"be":[159],"effectively":[160],"applied":[161],"several":[163],"practical":[164],"examples":[166],"with":[167],"various":[168],"interfaces.":[169]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}