{"id":"https://openalex.org/W2067401892","doi":"https://doi.org/10.1109/iccd.2010.5647663","title":"A fine-grained link-level fault-tolerant mechanism for networks-on-chip","display_name":"A fine-grained link-level fault-tolerant mechanism for networks-on-chip","publication_year":2010,"publication_date":"2010-10-01","ids":{"openalex":"https://openalex.org/W2067401892","doi":"https://doi.org/10.1109/iccd.2010.5647663","mag":"2067401892"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2010.5647663","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2010.5647663","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112429974","display_name":"A. Vitkovskiy","orcid":null},"institutions":[{"id":"https://openalex.org/I163151358","display_name":"Cyprus University of Technology","ror":"https://ror.org/05qt8tf94","country_code":"CY","type":"education","lineage":["https://openalex.org/I163151358"]}],"countries":["CY"],"is_corresponding":true,"raw_author_name":"Arseniy Vitkovskiy","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, Cyprus University of Technology, Limassol, Cyprus","Dept. of Electrical Engineering and Information Technology, Cyprus University of Technology, 3036 Limassol, Cyprus"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, Cyprus University of Technology, Limassol, Cyprus","institution_ids":["https://openalex.org/I163151358"]},{"raw_affiliation_string":"Dept. of Electrical Engineering and Information Technology, Cyprus University of Technology, 3036 Limassol, Cyprus","institution_ids":["https://openalex.org/I163151358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020344922","display_name":"Vassos Soteriou","orcid":"https://orcid.org/0000-0002-2818-0459"},"institutions":[{"id":"https://openalex.org/I163151358","display_name":"Cyprus University of Technology","ror":"https://ror.org/05qt8tf94","country_code":"CY","type":"education","lineage":["https://openalex.org/I163151358"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Vassos Soteriou","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, Cyprus University of Technology, Limassol, Cyprus","Dept. of Electrical Engineering and Information Technology, Cyprus University of Technology, 3036 Limassol, Cyprus"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, Cyprus University of Technology, Limassol, Cyprus","institution_ids":["https://openalex.org/I163151358"]},{"raw_affiliation_string":"Dept. of Electrical Engineering and Information Technology, Cyprus University of Technology, 3036 Limassol, Cyprus","institution_ids":["https://openalex.org/I163151358"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035714231","display_name":"Chrysostomos Nicopoulos","orcid":"https://orcid.org/0000-0001-6389-6068"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Chrysostomos Nicopoulos","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Cyprus, Nicosia, Cyprus","Department of Electrical and Computer Engineering, University of Cyprus, 1678, Nicosia, Cyprus"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Cyprus, Nicosia, Cyprus","institution_ids":["https://openalex.org/I34771391"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Cyprus, 1678, Nicosia, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5112429974"],"corresponding_institution_ids":["https://openalex.org/I163151358"],"apc_list":null,"apc_paid":null,"fwci":3.2051,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.9211858,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"447","last_page":"454"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9869999885559082,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.728987991809845},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7046857476234436},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.5851900577545166},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5392457842826843},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5225469470024109},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5043419599533081},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.46608418226242065},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4346187710762024},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3153514564037323}],"concepts":[{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.728987991809845},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7046857476234436},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.5851900577545166},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5392457842826843},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5225469470024109},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5043419599533081},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.46608418226242065},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4346187710762024},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3153514564037323},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2010.5647663","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2010.5647663","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Conference on Computer Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4099999964237213}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310605","display_name":"Cyprus University of Technology","ror":"https://ror.org/05qt8tf94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1552325196","https://openalex.org/W1668025881","https://openalex.org/W1981991312","https://openalex.org/W2017503457","https://openalex.org/W2030470272","https://openalex.org/W2111586337","https://openalex.org/W2121856707","https://openalex.org/W2123184444","https://openalex.org/W2125357468","https://openalex.org/W2129513217","https://openalex.org/W2130183852","https://openalex.org/W2131092434","https://openalex.org/W2132928495","https://openalex.org/W2141588782","https://openalex.org/W2142548152","https://openalex.org/W2143555564","https://openalex.org/W2144709243","https://openalex.org/W2147801838","https://openalex.org/W2147915525","https://openalex.org/W2157225945","https://openalex.org/W2160602621","https://openalex.org/W2164004001","https://openalex.org/W2164264749","https://openalex.org/W2169875292","https://openalex.org/W2541119642","https://openalex.org/W2798333393","https://openalex.org/W3148339845","https://openalex.org/W3150832729","https://openalex.org/W3169463464","https://openalex.org/W4235172414","https://openalex.org/W4235219143","https://openalex.org/W6637114020","https://openalex.org/W6684185622"],"related_works":["https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W2603824091","https://openalex.org/W2439487276","https://openalex.org/W2560886726","https://openalex.org/W2472457643","https://openalex.org/W2510977931","https://openalex.org/W2091258882","https://openalex.org/W2541438272","https://openalex.org/W2013729863"],"abstract_inverted_index":{"Silicon":[0],"technology":[1],"scaling":[2],"is":[3],"continuously":[4],"enabling":[5],"denser":[6],"integration":[7],"capabilities.":[8],"However,":[9],"this":[10,91],"comes":[11],"at":[12,105,179],"the":[13,56,71,114,124,144,149,166,180,190,209,215,218,222,238],"expense":[14],"of":[15,26,87,112,148,182,192,217,240],"higher":[16],"variability":[17],"and":[18,67,146,151,168,177,199,206],"susceptibility":[19],"to":[20,30,47,65,133,165,208,221],"wear-out.":[21],"With":[22],"an":[23],"escalating":[24],"number":[25,86],"on-chip":[27,102],"components":[28],"expected":[29],"be":[31,131],"defective":[32],"in":[33,55,101,109,237],"near-future":[34],"chips,":[35],"modern":[36],"parallel":[37,103],"systems,":[38],"such":[39],"as":[40,117],"Chip":[41],"Multi-Processors":[42],"(CMP),":[43],"become":[44],"especially":[45],"vulnerable":[46],"these":[48],"faults.":[49,89],"Just":[50],"a":[51,84,121],"single":[52],"link":[53,88,116,169,173],"failure":[54],"underlying":[57],"Network":[58],"on-Chip":[59],"(NoC)":[60],"may":[61],"cause":[62],"inter-tile":[63],"communication":[64],"halt":[66],"even":[68],"deadlock,":[69],"rendering":[70],"chip":[72],"useless.":[73],"While":[74],"fault-tolerant":[75],"routing":[76,197],"schemes":[77],"do":[78],"exist,":[79],"they":[80],"can":[81,99,129],"only":[82],"handle":[83],"finite":[85],"In":[90],"paper,":[92],"we":[93,119,160],"address":[94],"permanent":[95],"wire":[96,183],"failures":[97],"which":[98],"occur":[100],"links":[104],"manufacture-time":[106],"or":[107],"while":[108,194],"operation.":[110],"Instead":[111],"marking":[113],"entire":[115],"faulty,":[118],"present":[120,189],"methodology":[122],"where":[123],"Partially":[125],"Faulty":[126],"Link":[127],"(PFL)":[128],"still":[130],"used":[132],"transfer":[134],"data":[135],"between":[136],"NoC":[137,224],"routers,":[138],"thus":[139],"maintaining":[140],"network":[141],"connectivity,":[142],"extending":[143],"yield":[145],"lifetime":[147],"chip,":[150],"allowing":[152],"for":[153],"graceful":[154],"performance":[155],"degradation.":[156],"To":[157],"achieve":[158],"this,":[159],"devise":[161],"architectural":[162],"augmentations":[163],"both":[164],"router":[167],"micro-architectures,":[170],"along":[171],"with":[172],"fault":[174,187],"detection,":[175],"diagnosis,":[176],"re-configuration":[178],"level":[181],"granularity.":[184],"Statistical":[185],"link-level":[186],"models":[188],"usability":[191],"PFLs,":[193],"relevant":[195],"load-balancing":[196],"algorithms":[198],"low-cost":[200],"re-transmission":[201],"mechanisms":[202],"are":[203,235],"also":[204],"presented":[205],"coupled":[207],"proposed":[210,219],"architecture.":[211,225],"Hardware":[212],"synthesis":[213],"demonstrates":[214],"feasibility":[216],"extensions":[220],"base":[223],"Results":[226],"obtained":[227],"from":[228],"full-system":[229],"simulations":[230],"show":[231],"that":[232],"high-performance":[233],"NoCs":[234],"realizable":[236],"presence":[239],"PFLs.":[241]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}