{"id":"https://openalex.org/W2006771140","doi":"https://doi.org/10.1109/iccd.2010.5647645","title":"EQUIPE: Parallel equivalence checking with GP-GPUs","display_name":"EQUIPE: Parallel equivalence checking with GP-GPUs","publication_year":2010,"publication_date":"2010-10-01","ids":{"openalex":"https://openalex.org/W2006771140","doi":"https://doi.org/10.1109/iccd.2010.5647645","mag":"2006771140"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2010.5647645","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2010.5647645","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110888633","display_name":"Debapriya Chatterjee","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Debapriya Chatterjee","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Michigan, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Michigan, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030335506","display_name":"Valeria Bertacco","orcid":"https://orcid.org/0000-0002-0319-3368"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Valeria Bertacco","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Michigan, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Michigan, USA","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5110888633"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":1.0036,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.75876752,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"486","last_page":"493"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.8487902879714966},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7637252807617188},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.7063607573509216},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7039707899093628},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6433964371681213},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.5923292636871338},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5255593061447144},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4784262776374817},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4678894579410553},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3520151376724243},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.33024144172668457},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3142632246017456},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20395004749298096},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.20361581444740295},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10324135422706604},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07934358716011047}],"concepts":[{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.8487902879714966},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7637252807617188},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.7063607573509216},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7039707899093628},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6433964371681213},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.5923292636871338},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5255593061447144},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4784262776374817},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4678894579410553},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3520151376724243},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.33024144172668457},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3142632246017456},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20395004749298096},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.20361581444740295},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10324135422706604},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07934358716011047},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2010.5647645","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2010.5647645","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Conference on Computer Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6499999761581421,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1602476740","https://openalex.org/W1612810659","https://openalex.org/W1881699167","https://openalex.org/W1975338463","https://openalex.org/W2053446892","https://openalex.org/W2060407451","https://openalex.org/W2069560114","https://openalex.org/W2080267935","https://openalex.org/W2103406309","https://openalex.org/W2137035823","https://openalex.org/W2139171217","https://openalex.org/W2140132043","https://openalex.org/W2141986537","https://openalex.org/W2154030608","https://openalex.org/W2169553754","https://openalex.org/W3136219993","https://openalex.org/W3151473321","https://openalex.org/W3161092854","https://openalex.org/W4236423066","https://openalex.org/W4243399171","https://openalex.org/W6639256363","https://openalex.org/W6791404027"],"related_works":["https://openalex.org/W2152752131","https://openalex.org/W2363848182","https://openalex.org/W2121946867","https://openalex.org/W2122355433","https://openalex.org/W2106507440","https://openalex.org/W2105710452","https://openalex.org/W2162615969","https://openalex.org/W103695335","https://openalex.org/W2096723742","https://openalex.org/W2366877601"],"abstract_inverted_index":{"Combinational":[0],"equivalence":[1,16,67],"checking":[2,68],"(CEC)":[3],"is":[4,48],"a":[5,64,127,132],"mainstream":[6],"application":[7],"in":[8,27],"Electronic":[9],"Design":[10],"Automation":[11],"used":[12],"to":[13,31,100,126],"determine":[14,32],"the":[15,28,33,42,72,84],"between":[17],"two":[18],"combinational":[19,66],"netlists.":[20],"Tools":[21],"performing":[22],"CEC":[23,110,122],"are":[24],"widely":[25],"deployed":[26],"design":[29],"flow":[30],"correctness":[34],"of":[35,41,45,75,97,115,129,135],"synthesis":[36],"transformations":[37],"and":[38,92,119],"optimizations.":[39],"One":[40],"main":[43],"limitations":[44],"these":[46],"tools":[47,111],"their":[49],"scalability,":[50],"as":[51,90],"industrial":[52],"scale":[53],"designs":[54],"demand":[55],"time-consuming":[56],"computation.":[57],"In":[58],"this":[59],"work":[60],"we":[61],"propose":[62],"EQUIPE,":[63],"novel":[65],"solution,":[69],"which":[70],"leverages":[71],"massive":[73],"parallelism":[74],"modern":[76],"general":[77],"purpose":[78],"graphic":[79],"processing":[80],"units.":[81],"EQUIPE":[82,107],"reduces":[83],"need":[85],"for":[86],"hard-to-parallelize":[87],"engines,":[88],"such":[89],"BDDs":[91],"SAT,":[93],"by":[94,112,124],"taking":[95],"advantage":[96],"algorithms":[98],"well-suited":[99],"concurrent":[101],"implementation.":[102],"We":[103],"found":[104],"experimentally":[105],"that":[106],"outperforms":[108],"commercial":[109],"an":[113],"order":[114],"magnitude,":[116],"on":[117,131],"average,":[118],"state-of-the-art":[120],"research":[121],"solutions":[123],"up":[125],"factor":[128],"three,":[130],"wide":[133],"range":[134],"industry-strength":[136],"designs.":[137]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}