{"id":"https://openalex.org/W2052778063","doi":"https://doi.org/10.1109/iccd.2010.5647605","title":"Minimizing total area of low-voltage SRAM arrays through joint optimization of cell size, redundancy, and ECC","display_name":"Minimizing total area of low-voltage SRAM arrays through joint optimization of cell size, redundancy, and ECC","publication_year":2010,"publication_date":"2010-10-01","ids":{"openalex":"https://openalex.org/W2052778063","doi":"https://doi.org/10.1109/iccd.2010.5647605","mag":"2052778063"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2010.5647605","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2010.5647605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044814150","display_name":"Shi-Ting Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shi-Ting Zhou","raw_affiliation_strings":["University of Wisconsin, Madison, WI, USA","The University of Wisconsin-Madison, 53706, U.S.A"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"The University of Wisconsin-Madison, 53706, U.S.A","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005433975","display_name":"Sumeet Katariya","orcid":"https://orcid.org/0009-0008-1807-4215"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sumeet Katariya","raw_affiliation_strings":["University of Wisconsin, Madison, WI, USA","The University of Wisconsin-Madison, 53706, U.S.A"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"The University of Wisconsin-Madison, 53706, U.S.A","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044049776","display_name":"Hamid Ghasemi","orcid":"https://orcid.org/0000-0001-5305-3331"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hamid Ghasemi","raw_affiliation_strings":["University of Wisconsin, Madison, WI, USA","The University of Wisconsin-Madison, 53706, U.S.A"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"The University of Wisconsin-Madison, 53706, U.S.A","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029182703","display_name":"Stark C. Draper","orcid":"https://orcid.org/0000-0001-8100-5599"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stark Draper","raw_affiliation_strings":["University of Wisconsin, Madison, WI, USA","The University of Wisconsin-Madison, 53706, U.S.A"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"The University of Wisconsin-Madison, 53706, U.S.A","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037648751","display_name":"Nam Sung Kim","orcid":"https://orcid.org/0000-0002-0442-5634"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nam Sung Kim","raw_affiliation_strings":["University of Wisconsin, Madison, WI, USA","The University of Wisconsin-Madison, 53706, U.S.A"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"The University of Wisconsin-Madison, 53706, U.S.A","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5044814150"],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":4.4089,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.94570772,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"112","last_page":"117"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8217400312423706},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7360003590583801},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5855763554573059},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5492973327636719},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4568323791027069},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.4318258762359619},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4110185205936432},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.3648555874824524},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3328765034675598},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.33237600326538086},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32389742136001587},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28145265579223633},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2135816514492035},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1591266691684723},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12728983163833618}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8217400312423706},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7360003590583801},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5855763554573059},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5492973327636719},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4568323791027069},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.4318258762359619},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4110185205936432},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3648555874824524},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3328765034675598},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.33237600326538086},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32389742136001587},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28145265579223633},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2135816514492035},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1591266691684723},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12728983163833618},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2010.5647605","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2010.5647605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Conference on Computer Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320337392","display_name":"Division of Electrical, Communications and Cyber Systems","ror":"https://ror.org/01krpsy48"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1593348080","https://openalex.org/W2038721103","https://openalex.org/W2067168777","https://openalex.org/W2096046678","https://openalex.org/W2099231065","https://openalex.org/W2109824347","https://openalex.org/W2112584451","https://openalex.org/W2128377660","https://openalex.org/W2132357267","https://openalex.org/W2136444750","https://openalex.org/W2139269776","https://openalex.org/W2146018705","https://openalex.org/W2156716091","https://openalex.org/W2161197576","https://openalex.org/W2162613878","https://openalex.org/W2164264749","https://openalex.org/W2168133003","https://openalex.org/W2171662132","https://openalex.org/W3148792909","https://openalex.org/W4238002809","https://openalex.org/W4255298641","https://openalex.org/W6680168479","https://openalex.org/W6683424394"],"related_works":["https://openalex.org/W2119312496","https://openalex.org/W4247460323","https://openalex.org/W2107909712","https://openalex.org/W2153162275","https://openalex.org/W2079259690","https://openalex.org/W2108986771","https://openalex.org/W789543267","https://openalex.org/W2004965314","https://openalex.org/W2094295436","https://openalex.org/W2537086382"],"abstract_inverted_index":{"The":[0,145],"increasing":[1],"power":[2,8],"consumption":[3],"of":[4,20,95,121,126,147,155,229],"processors":[5],"has":[6],"made":[7],"reduction":[9,79,217],"a":[10,78,118,199,215,227],"first-order":[11],"priority":[12],"in":[13,80,110,208,218],"their":[14,74],"design.":[15],"Voltage":[16],"scaling":[17],"is":[18,31],"one":[19],"the":[21,57,93,107,153,173],"most":[22],"successful":[23],"power-reduction":[24],"techniques":[25],"introduced":[26],"to":[27,33,51,70,99,106,134],"date,":[28],"but":[29],"it":[30],"limited":[32],"some":[34],"minimum":[35],"voltage,":[36],"VDDMIN,":[37],"below":[38],"which":[39],"all":[40],"components":[41],"cannot":[42,97],"operate":[43],"reliably.":[44],"In":[45,113],"particular,":[46],"ever-increasing":[47],"process":[48,71],"variability":[49,72],"due":[50,105],"shrinking":[52],"feature":[53],"size":[54],"further":[55],"degrades":[56],"low-voltage":[58],"reliability":[59],"of,":[60],"e.g.,":[61,86],"SRAM":[62,65,103,137,220],"cells.":[63],"Larger":[64],"cells":[66,104,149,175],"are":[67],"less":[68],"sensitive":[69],"and":[73,129,143,150,163,179,202],"use":[75,100,146,154],"would":[76],"allow":[77],"VDDMIN.":[81,144,164],"However,":[82],"large-scale":[83],"memory":[84],"structures,":[85],"last-level":[87],"caches":[88],"(LLCs)":[89],"that":[90],"often":[91],"determine":[92],"VDDMIN":[94,228],"processors,":[96],"afford":[98],"such":[101],"large":[102],"resulting":[108],"increase":[109],"die":[111],"area.":[112],"this":[114],"paper":[115],"we":[116],"propose":[117],"joint":[119],"optimization":[120],"LLC":[122],"cell":[123,157,166,194],"size,":[124],"number":[125],"redundant":[127,148,223],"cells,":[128],"ECC":[130,151,191],"(error-correction":[131],"coding)":[132],"strength":[133],"minimize":[135],"total":[136,219],"area":[138,221],"while":[139,159],"meeting":[140],"target":[141,161],"yields":[142,162,214],"enable":[152],"smaller":[156],"sizes":[158,167],"maintaining":[160],"Smaller":[165],"more":[168],"than":[169],"make":[170],"up":[171],"for":[172,192],"extra":[174],"required":[176],"by":[177],"redundancy":[178,189],"ECC.":[180],"We":[181,196],"first":[182],"assess":[183],"each":[184],"approach":[185,201,213],"individually,":[186],"i.e.,":[187],"only":[188],"or":[190],"various":[193],"sizes.":[195],"then":[197],"consider":[198],"combined":[200,212],"observe":[203],"significant":[204],"improvements.":[205],"For":[206],"example,":[207],"32nm":[209],"technology":[210],"our":[211],"27%":[216],"(including":[222],"cells)":[224],"when":[225],"targeting":[226],"600mV.":[230]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":9},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":6}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}