{"id":"https://openalex.org/W2029530854","doi":"https://doi.org/10.1109/iccd.2010.5647583","title":"Elaboration-time synthesis of high-level language constructs in SystemC-based microarchitectural simulators","display_name":"Elaboration-time synthesis of high-level language constructs in SystemC-based microarchitectural simulators","publication_year":2010,"publication_date":"2010-10-01","ids":{"openalex":"https://openalex.org/W2029530854","doi":"https://doi.org/10.1109/iccd.2010.5647583","mag":"2029530854"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2010.5647583","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2010.5647583","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009203081","display_name":"Zhuo Ruan","orcid":null},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Zhuo Ruan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","Department of Electrical and Computer Engineering, Brigham Young University, Provo, Utah 84602, U.S.A"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Brigham Young University, Provo, Utah 84602, U.S.A","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022838164","display_name":"Kurtis D. Cahill","orcid":null},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kurtis Cahill","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","Department of Electrical and Computer Engineering, Brigham Young University, Provo, Utah 84602, U.S.A"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Brigham Young University, Provo, Utah 84602, U.S.A","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010358280","display_name":"David A. Penry","orcid":"https://orcid.org/0000-0003-4027-4527"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Penry","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","Department of Electrical and Computer Engineering, Brigham Young University, Provo, Utah 84602, U.S.A"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Brigham Young University, Provo, Utah 84602, U.S.A","institution_ids":["https://openalex.org/I100005738"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5009203081"],"corresponding_institution_ids":["https://openalex.org/I100005738"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.1076179,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"37","issue":null,"first_page":"68","last_page":"75"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8900580406188965},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8552365303039551},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.78529953956604},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6426922082901001},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6066796183586121},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5547733902931213},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.473783016204834},{"id":"https://openalex.org/keywords/template","display_name":"Template","score":0.4576626420021057},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43959134817123413},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.35970959067344666},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3196929693222046}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8900580406188965},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8552365303039551},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.78529953956604},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6426922082901001},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6066796183586121},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5547733902931213},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.473783016204834},{"id":"https://openalex.org/C82714645","wikidata":"https://www.wikidata.org/wiki/Q438331","display_name":"Template","level":2,"score":0.4576626420021057},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43959134817123413},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.35970959067344666},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3196929693222046},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2010.5647583","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2010.5647583","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.408.3737","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.408.3737","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://bardd.ee.byu.edu/Publications/iccd10_simsynth.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6499999761581421,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W72701029","https://openalex.org/W108103173","https://openalex.org/W1551628827","https://openalex.org/W1556078275","https://openalex.org/W1901526311","https://openalex.org/W1986467716","https://openalex.org/W2059049661","https://openalex.org/W2099129242","https://openalex.org/W2103405632","https://openalex.org/W2106391974","https://openalex.org/W2116361585","https://openalex.org/W2117184662","https://openalex.org/W2125316325","https://openalex.org/W2125511579","https://openalex.org/W2129294243","https://openalex.org/W2130080799","https://openalex.org/W2138632913","https://openalex.org/W2153185479","https://openalex.org/W2164646478","https://openalex.org/W4233187670","https://openalex.org/W4239829442","https://openalex.org/W4243107110","https://openalex.org/W4244320099","https://openalex.org/W4246166885","https://openalex.org/W4252583823","https://openalex.org/W6603043066","https://openalex.org/W6679337748","https://openalex.org/W6679516692"],"related_works":["https://openalex.org/W2752828786","https://openalex.org/W2110818533","https://openalex.org/W1984090905","https://openalex.org/W1917852300","https://openalex.org/W2242433395","https://openalex.org/W2544073398","https://openalex.org/W1843355381","https://openalex.org/W1492116303","https://openalex.org/W2069295582","https://openalex.org/W2077870657"],"abstract_inverted_index":{"Structural":[0],"modeling":[1,40],"serves":[2],"as":[3,19],"an":[4,112],"efficient":[5],"method":[6,115],"for":[7,116],"creating":[8],"detailed":[9],"microarchitectural":[10,118],"models":[11,59],"of":[12,31,50,55,57,122,126,160],"complex":[13],"microprocessors.":[14,52],"High-level":[15],"language":[16,75,162],"constructs":[17,76,163],"such":[18],"templates":[20],"and":[21,105,146],"object":[22],"polymorphism":[23],"are":[24,42,82],"used":[25,77],"to":[26,46,62,67,98,107,140,150],"achieve":[27],"a":[28,141],"high":[29],"degree":[30],"code":[32,104],"reuse,":[33],"thereby":[34],"reducing":[35],"development":[36],"time.":[37],"However,":[38],"these":[39,58],"frameworks":[41,81],"currently":[43],"too":[44],"slow":[45],"evaluate":[47],"future":[48],"design":[49],"multicore":[51],"The":[53],"synthesis":[54,91,114,130,159],"portions":[56],"into":[60],"hardware":[61],"form":[63],"hybrid":[64],"simulators":[65],"promises":[66],"improve":[68],"their":[69,90],"speed":[70],"substantially.":[71],"Unfortunately,":[72],"the":[73,103,123,129,148,158],"high-level":[74,161],"in":[78],"structural":[79],"simulation":[80],"not":[83,166],"typically":[84],"synthesizable.":[85],"One":[86],"factor":[87],"which":[88,164],"limits":[89],"is":[92,95],"that":[93,154],"it":[94],"very":[96],"difficult":[97],"determine":[99],"statically":[100],"what":[101],"exactly":[102],"data":[106],"synthesize":[108],"are.":[109],"We":[110,152],"propose":[111],"elaboration-time":[113],"SystemC-based":[117],"simulators.":[119],"As":[120],"part":[121],"runtime":[124],"environment":[125],"our":[127],"infrastructure,":[128],"tool":[131],"extracts":[132],"architectural":[133],"information":[134,139],"after":[135],"elaboration,":[136],"binds":[137],"dynamic":[138],"low-level":[142],"intermediate":[143],"representation":[144],"(IR),":[145],"synthesizes":[147],"IR":[149],"VHDL.":[151],"show":[153],"this":[155],"approach":[156],"permits":[157],"could":[165],"be":[167],"easily":[168],"synthesized":[169],"before.":[170]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}