{"id":"https://openalex.org/W2129634162","doi":"https://doi.org/10.1109/iccd.2009.5413182","title":"Reincarnate historic systems on FPGA with novel design methodology","display_name":"Reincarnate historic systems on FPGA with novel design methodology","publication_year":2009,"publication_date":"2009-10-01","ids":{"openalex":"https://openalex.org/W2129634162","doi":"https://doi.org/10.1109/iccd.2009.5413182","mag":"2129634162"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2009.5413182","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2009.5413182","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102359582","display_name":"Naohiko Shimizu","orcid":null},"institutions":[{"id":"https://openalex.org/I1314466530","display_name":"Tokai University","ror":"https://ror.org/01p7qe739","country_code":"JP","type":"education","lineage":["https://openalex.org/I1314466530"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Naohiko Shimizu","raw_affiliation_strings":["Tokai University, IP ARCH, Inc., Japan","IP ARCH, Inc. Tokai University"],"affiliations":[{"raw_affiliation_string":"Tokai University, IP ARCH, Inc., Japan","institution_ids":["https://openalex.org/I1314466530"]},{"raw_affiliation_string":"IP ARCH, Inc. Tokai University","institution_ids":["https://openalex.org/I1314466530"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5102359582"],"corresponding_institution_ids":["https://openalex.org/I1314466530"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11352166,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"10","last_page":"15"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9718000292778015,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7825840711593628},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6947777271270752},{"id":"https://openalex.org/keywords/replica","display_name":"Replica","score":0.5436363816261292},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.44248029589653015},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.424550861120224},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.41631802916526794},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3609260320663452},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.34382981061935425},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2128460705280304}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7825840711593628},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6947777271270752},{"id":"https://openalex.org/C2775937380","wikidata":"https://www.wikidata.org/wiki/Q1232589","display_name":"Replica","level":2,"score":0.5436363816261292},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.44248029589653015},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.424550861120224},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.41631802916526794},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3609260320663452},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.34382981061935425},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2128460705280304},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2009.5413182","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2009.5413182","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.398.2094","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.398.2094","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://iccd.et.tudelft.nl/2009/proceedings/10Shimizu.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7200000286102295,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W623004596","https://openalex.org/W1494828156","https://openalex.org/W1919359394","https://openalex.org/W2010355028","https://openalex.org/W2065641596","https://openalex.org/W4236057522","https://openalex.org/W6619667883","https://openalex.org/W6640268558"],"related_works":["https://openalex.org/W3013979739","https://openalex.org/W2655578171","https://openalex.org/W2577913821","https://openalex.org/W2460131733","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W3171454959","https://openalex.org/W4385080093","https://openalex.org/W1841334895"],"abstract_inverted_index":{"In":[0,67],"this":[1,68],"paper,":[2,69],"I":[3,39,47,52,70],"introduce":[4,72],"my":[5,7,73,82,84],"and":[6,28,35,51,58,76,83],"students":[8,85],"projects":[9,17],"to":[10,62],"reincarnate":[11],"historic":[12,24],"systems":[13],"on":[14,31],"FPGA.":[15],"Our":[16],"are":[18],"not":[19],"replica":[20],"nor":[21],"paper-model":[22],"of":[23],"systems,":[25],"but":[26],"reorganized":[27],"working":[29],"system":[30],"FPGA":[32],"with":[33],"novel":[34],"progressive":[36,41],"design":[37,74],"methodology.":[38],"mean":[40],"as":[42],"under":[43],"the":[44,56],"development,":[45],"because":[46],"have":[48],"developed":[49],"them":[50,64],"am":[53],"still":[54],"improving":[55],"methodology":[57,75],"tools":[59,77],"very":[60],"often":[61],"use":[63],"by":[65],"myself.":[66],"also":[71],"which":[78],"is":[79],"used":[80],"in":[81],"projects.":[86]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}