{"id":"https://openalex.org/W2160001062","doi":"https://doi.org/10.1109/iccd.2009.5413180","title":"Symmetrical buffer placement in clock trees for minimal skew immune to global on-chip variations","display_name":"Symmetrical buffer placement in clock trees for minimal skew immune to global on-chip variations","publication_year":2009,"publication_date":"2009-10-01","ids":{"openalex":"https://openalex.org/W2160001062","doi":"https://doi.org/10.1109/iccd.2009.5413180","mag":"2160001062"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2009.5413180","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2009.5413180","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040714763","display_name":"Renshen Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Renshen Wang","raw_affiliation_strings":["Department of Computer Science and Engineering, University of California, San Diego, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of California, San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100827917","display_name":"Takumi Okamoto","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takumi Okamoto","raw_affiliation_strings":["System IP Core Research Laboratory, NEC Corporation Limited, Kawasaki, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System IP Core Research Laboratory, NEC Corporation Limited, Kawasaki, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039615312","display_name":"Chung\u2010Kuan Cheng","orcid":"https://orcid.org/0000-0002-9865-8390"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chung-Kuan Cheng","raw_affiliation_strings":["Department of Computer Science and Engineering, University of California, San Diego, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of California, San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4854,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.64128751,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"23","last_page":"28"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.8491255044937134},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.8280922770500183},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7716145515441895},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6454305052757263},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6071524024009705},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5457231402397156},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5330862998962402},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.47487398982048035},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4460257589817047},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4329671561717987},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41684579849243164},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40777620673179626},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3803533911705017},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33458030223846436},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.2870211601257324},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2108256220817566},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20846328139305115},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.20577585697174072}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.8491255044937134},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.8280922770500183},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7716145515441895},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6454305052757263},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6071524024009705},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5457231402397156},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5330862998962402},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.47487398982048035},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4460257589817047},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4329671561717987},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41684579849243164},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40777620673179626},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3803533911705017},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33458030223846436},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.2870211601257324},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2108256220817566},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20846328139305115},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.20577585697174072},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2009.5413180","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2009.5413180","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.398.2857","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.398.2857","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://iccd.et.tudelft.nl/2009/proceedings/23Wang.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1507707340","https://openalex.org/W2068670364","https://openalex.org/W2115468286","https://openalex.org/W2118572798","https://openalex.org/W2122533670","https://openalex.org/W2138545737","https://openalex.org/W2139937095","https://openalex.org/W2140367260","https://openalex.org/W2156857157","https://openalex.org/W2157133114","https://openalex.org/W2160252016","https://openalex.org/W3004540582","https://openalex.org/W3145128584","https://openalex.org/W3154674285","https://openalex.org/W3209981646","https://openalex.org/W4232019485","https://openalex.org/W4238535529","https://openalex.org/W4246219036","https://openalex.org/W4285719527","https://openalex.org/W6677714831","https://openalex.org/W6683227522"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W1596690381","https://openalex.org/W2617666058","https://openalex.org/W2144282137","https://openalex.org/W2391115906","https://openalex.org/W2127379989","https://openalex.org/W2032549010","https://openalex.org/W2112814021"],"abstract_inverted_index":{"As":[0],"the":[1,52,89,95,102,105,110],"feature":[2],"size":[3],"of":[4,27,61,91,112,145],"VLSI":[5],"circuits":[6],"scales":[7],"down":[8],"and":[9,70,85,100,152],"clock":[10,33,62,146],"rates":[11],"increases,":[12],"circuit":[13,113],"performance":[14],"is":[15,121],"becoming":[16],"more":[17],"sensitive":[18],"to":[19,35,81,140],"process":[20,47,72],"variations.":[21,50,73],"This":[22],"paper":[23],"proposes":[24],"an":[25],"algorithm":[26,120],"symmetrical":[28,32,54],"buffer":[29,83],"placement":[30,84],"in":[31,38,109],"trees":[34],"achieve":[36],"zero-skew":[37],"theory,":[39],"as":[40,42,65,127,129],"well":[41,128],"robust":[43],"low":[44,149],"skew":[45,63,151],"under":[46,88],"or":[48],"environment":[49,68],"With":[51],"completely":[53],"structure,":[55],"we":[56],"can":[57,115],"eliminate":[58],"many":[59],"factors":[60],"such":[64],"model":[66],"inaccuracy,":[67],"temperature":[69],"intra-die":[71],"We":[74],"devise":[75],"a":[76,142],"new":[77],"dynamic":[78],"programming":[79],"scheme":[80],"handle":[82],"wire":[86],"sizing":[87],"constraint":[90],"symmetry.":[92],"By":[93],"classifying":[94],"wires":[96],"by":[97],"tree":[98,147],"levels":[99],"defining":[101],"level-dependent":[103],"blockages,":[104],"potential":[106],"candidate":[107],"points":[108],"gaps":[111],"blocks":[114],"be":[116],"fully":[117],"explored.":[118],"The":[119],"efficient":[122],"for":[123],"minimizing":[124],"source-sink":[125],"delay":[126],"other":[130],"linear":[131],"cost":[132],"functions.":[133],"Experiments":[134],"show":[135],"that":[136],"our":[137],"method":[138],"helps":[139],"obtain":[141],"balanced":[143],"design":[144],"with":[148],"delay,":[150],"power.":[153]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}