{"id":"https://openalex.org/W2120707204","doi":"https://doi.org/10.1109/iccd.2009.5413162","title":"WHOLE: A low energy I-Cache with separate way history","display_name":"WHOLE: A low energy I-Cache with separate way history","publication_year":2009,"publication_date":"2009-10-01","ids":{"openalex":"https://openalex.org/W2120707204","doi":"https://doi.org/10.1109/iccd.2009.5413162","mag":"2120707204"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2009.5413162","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2009.5413162","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100840806","display_name":"Zichao Xie","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zichao Xie","raw_affiliation_strings":["Microprocessor Research & Development Center, Peking University, Beijing, China","Microprocessor Research and Development Center, Peking University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research & Development Center, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Microprocessor Research and Development Center, Peking University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101758077","display_name":"Dong Tong","orcid":"https://orcid.org/0000-0003-0987-6351"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dong Tong","raw_affiliation_strings":["Microprocessor Research & Development Center, Peking University, Beijing, China","Microprocessor Research and Development Center, Peking University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research & Development Center, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Microprocessor Research and Development Center, Peking University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100691552","display_name":"Xu Cheng","orcid":"https://orcid.org/0000-0002-5544-8852"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xu Cheng","raw_affiliation_strings":["Microprocessor Research & Development Center, Peking University, Beijing, China","Microprocessor Research and Development Center, Peking University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research & Development Center, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Microprocessor Research and Development Center, Peking University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100840806"],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.14159962,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"9","issue":null,"first_page":"137","last_page":"143"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8808858394622803},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8651015758514404},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.7812618017196655},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.7810618281364441},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.7564364671707153},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.7426198720932007},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.7335891723632812},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6494118571281433},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.6106199026107788},{"id":"https://openalex.org/keywords/cache-oblivious-algorithm","display_name":"Cache-oblivious algorithm","score":0.48200908303260803},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.467292845249176},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4150676429271698},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36477601528167725}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8808858394622803},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8651015758514404},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.7812618017196655},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.7810618281364441},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.7564364671707153},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.7426198720932007},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.7335891723632812},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6494118571281433},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.6106199026107788},{"id":"https://openalex.org/C59687516","wikidata":"https://www.wikidata.org/wiki/Q5015938","display_name":"Cache-oblivious algorithm","level":5,"score":0.48200908303260803},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.467292845249176},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4150676429271698},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36477601528167725}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2009.5413162","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2009.5413162","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.398.1825","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.398.1825","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://iccd.et.tudelft.nl/2009/proceedings/137Xie.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1968597908","https://openalex.org/W1970454100","https://openalex.org/W2015691124","https://openalex.org/W2102727118","https://openalex.org/W2104225326","https://openalex.org/W2117285153","https://openalex.org/W2121082877","https://openalex.org/W2123626128","https://openalex.org/W2130829030","https://openalex.org/W2138859948","https://openalex.org/W2147435261","https://openalex.org/W2153099552","https://openalex.org/W2160401437","https://openalex.org/W2167540744","https://openalex.org/W2169263481","https://openalex.org/W2169353948","https://openalex.org/W2184217293","https://openalex.org/W2613746377","https://openalex.org/W2993316651","https://openalex.org/W3140903683","https://openalex.org/W3148936090","https://openalex.org/W4231070018","https://openalex.org/W4249006057","https://openalex.org/W4251070938","https://openalex.org/W6678508841","https://openalex.org/W6684795557","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W2098406302","https://openalex.org/W2184371594","https://openalex.org/W4312759433","https://openalex.org/W2535115842","https://openalex.org/W2734782074","https://openalex.org/W2148571123","https://openalex.org/W2546991807","https://openalex.org/W2801630946","https://openalex.org/W273173017","https://openalex.org/W2068812529"],"abstract_inverted_index":{"Set-associative":[0],"instruction":[1,68,153,229],"caches":[2],"achieve":[3],"low":[4],"miss":[5,172],"rates":[6],"at":[7],"the":[8,85,91,121,152,160,170,181,188,200,219,225,228,250,254],"expense":[9],"of":[10,57,66,129,224,253],"significant":[11,55],"energy":[12,58,64,222,251],"dissipation.":[13],"Previous":[14],"energy-efficient":[15],"approaches":[16],"usually":[17],"suffer":[18],"from":[19,209],"performance":[20,220,262],"degradation":[21],"and":[22,44,99,221,235],"redundant":[23],"extension":[24,123],"bits.":[25],"In":[26],"this":[27],"paper,":[28],"we":[29,213],"propose":[30],"a":[31,54,176,245],"Way":[32],"History":[33],"Oriented":[34],"Low":[35],"Energy":[36],"Instruction":[37,92],"Cache":[38,93],"(WHOLE-Cache)":[39],"design":[40,50,202],"for":[41,103,117],"single":[42],"issue":[43],"in-order":[45],"execution":[46],"processors.":[47],"The":[48,110],"WHOLE-Cache":[49,201,226,255],"not":[51],"only":[52],"achieves":[53],"portion":[56],"reduction":[59,223],"by":[60,258],"effectively":[61],"reducing":[62],"dynamic":[63],"dissipation":[65],"set-associative":[67,248],"cache,":[69],"but":[70],"also":[71],"leads":[72],"to":[73,95,106,149,154,183,217],"no":[74],"additional":[75],"cycle":[76],"penalties.":[77],"Tag":[78],"comparison":[79,147],"results":[80],"are":[81,125],"stored":[82,145],"into":[83],"either":[84],"Branch":[86],"Target":[87],"Buffer":[88],"(BTB)":[89],"or":[90,190],"(I-Cache)":[94],"avoid":[96],"tag":[97,146],"checks":[98],"unnecessary":[100],"way":[101,114],"activation":[102],"subsequent":[104],"accesses":[105],"visited":[107],"cache":[108,136,171,177],"lines.":[109,137],"extended":[111],"BTB":[112,189],"uses":[113],"history":[115],"bits":[116,124],"branch":[118],"instructions,":[119],"while":[120],"I-Cache":[122],"used":[126],"in":[127,134,159,169,187,203,227],"case":[128],"fetching":[130],"consecutive":[131],"instructions":[132],"resided":[133,158],"different":[135],"A":[138,163],"valid":[139],"flag":[140],"is":[141,157,167,179,240,256],"associated":[142],"with":[143,244],"each":[144],"result":[148],"indicate":[150],"whether":[151],"be":[155,195],"fetched":[156],"recorded":[161],"location.":[162],"simple":[164],"invalidation":[165],"scheme":[166],"implemented":[168],"replacement":[173],"operation.":[174],"Whenever":[175],"line":[178],"replaced,":[180],"pointers":[182],"it,":[184],"which":[185],"reside":[186],"other":[191],"I-cache":[192],"lines,":[193],"will":[194],"invalidated":[196],"accordingly.":[197],"We":[198,232],"model":[199],"Verilog.":[204],"By":[205],"deriving":[206],"basic":[207],"parameters":[208],"TSMC":[210],"65nm":[211],"technology,":[212],"use":[214,233],"Wattch":[215],"simulator":[216],"evaluate":[218],"fetch":[230],"stage.":[231],"SPEC2000":[234],"Mediabench":[236],"as":[237],"benchmarks.":[238],"It":[239],"observed":[241],"that":[242],"compared":[243],"conventional":[246],"4-way":[247],"I-Cache,":[249],"consumption":[252],"reduced":[257],"65%":[259],"without":[260],"any":[261],"penalty.":[263]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}