{"id":"https://openalex.org/W2109069986","doi":"https://doi.org/10.1109/iccd.2009.5413155","title":"A hierarchical approach towards system level static timing verification of SoCs","display_name":"A hierarchical approach towards system level static timing verification of SoCs","publication_year":2009,"publication_date":"2009-10-01","ids":{"openalex":"https://openalex.org/W2109069986","doi":"https://doi.org/10.1109/iccd.2009.5413155","mag":"2109069986"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2009.5413155","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2009.5413155","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011948291","display_name":"Rupsa Chakraborty","orcid":"https://orcid.org/0000-0002-7060-1034"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rupsa Chakraborty","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur, India","Department of Computer Science & Engineering, Indian Institute of Technology, Kharagpur, India 721302"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Department of Computer Science & Engineering, Indian Institute of Technology, Kharagpur, India 721302","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109433484","display_name":"Dipanwita Roy Chowdhury","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Dipanwita Roy Chowdhury","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur, India","Department of Computer Science & Engineering, Indian Institute of Technology, Kharagpur, India 721302"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Department of Computer Science & Engineering, Indian Institute of Technology, Kharagpur, India 721302","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"201","last_page":"206"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.746476411819458},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7396665215492249},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.6994661092758179},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6397648453712463},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5069825649261475},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.48822715878486633},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4552738070487976},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.43908464908599854},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41912245750427246},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.41598087549209595},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.3701135814189911},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36221015453338623},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34750813245773315},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16590562462806702},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15545934438705444}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.746476411819458},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7396665215492249},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.6994661092758179},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6397648453712463},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5069825649261475},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48822715878486633},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4552738070487976},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.43908464908599854},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41912245750427246},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.41598087549209595},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.3701135814189911},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36221015453338623},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34750813245773315},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16590562462806702},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15545934438705444},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2009.5413155","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2009.5413155","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.398.2600","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.398.2600","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://iccd.et.tudelft.nl/2009/proceedings/201Chakraborty.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1567067363","https://openalex.org/W1986698883","https://openalex.org/W2016319577","https://openalex.org/W2109336490","https://openalex.org/W2117829742","https://openalex.org/W2124841767","https://openalex.org/W2137692539","https://openalex.org/W2139963702","https://openalex.org/W2141654366","https://openalex.org/W2141720031","https://openalex.org/W2148532438","https://openalex.org/W4236097829","https://openalex.org/W4236633873","https://openalex.org/W4237084751","https://openalex.org/W4243259978","https://openalex.org/W4251935962","https://openalex.org/W6634118800","https://openalex.org/W6646934341","https://openalex.org/W6678556523"],"related_works":["https://openalex.org/W2105593427","https://openalex.org/W3120172095","https://openalex.org/W2118572231","https://openalex.org/W2106507440","https://openalex.org/W2108860137","https://openalex.org/W3209085687","https://openalex.org/W2125238773","https://openalex.org/W2153955347","https://openalex.org/W2533078207","https://openalex.org/W2112298791"],"abstract_inverted_index":{"The":[0,53,68,86],"high":[1],"complexity":[2],"and":[3,36,92],"the":[4,24,44,57,65,72,78,101,118,121],"core":[5,66],"diversities":[6],"make":[7],"timing":[8,26,47,54,96],"verification":[9,32],"of":[10,42,48,56,71,95,120],"an":[11,49],"entire":[12],"flattened":[13,102],"SoC":[14,31,73],"design":[15],"a":[16,38,90],"tedious":[17],"process.":[18],"In":[19],"this":[20],"paper,":[21],"at":[22],"first":[23],"various":[25],"issues":[27],"related":[28],"to":[29,61,100],"modular":[30],"have":[33],"been":[34],"investigated":[35],"then":[37],"bottom-up":[39],"hierarchical":[40,87],"approach":[41,88],"verifying":[43],"system":[45],"level":[46],"SoC,":[50],"is":[51],"presented.":[52],"abstractions":[55],"cores":[58],"are":[59],"assumed":[60],"be":[62,75],"provided":[63],"by":[64],"vendors.":[67],"interconnection":[69],"delays":[70],"may":[74],"extracted":[76],"from":[77],"SDF":[79],"file":[80],"generated":[81],"after":[82],"post":[83],"layout":[84],"simulation.":[85],"provides":[89],"fast":[91],"systematic":[93],"way":[94],"verification,":[97],"as":[98,114],"opposed":[99],"approach.":[103,123],"Experiments":[104],"were":[105],"conducted":[106],"on":[107],"synthetic":[108],"SoCs,":[109],"using":[110],"ISCAS":[111],"benchmark":[112],"circuits":[113],"cores.":[115],"Results":[116],"validate":[117],"claim":[119],"proposed":[122]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}