{"id":"https://openalex.org/W2158695520","doi":"https://doi.org/10.1109/iccd.2009.5413139","title":"Defect-based test optimization for analog/RF circuits for near-zero DPPM applications","display_name":"Defect-based test optimization for analog/RF circuits for near-zero DPPM applications","publication_year":2009,"publication_date":"2009-10-01","ids":{"openalex":"https://openalex.org/W2158695520","doi":"https://doi.org/10.1109/iccd.2009.5413139","mag":"2158695520"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2009.5413139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2009.5413139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108524932","display_name":"Ender Y\u0131lmaz","orcid":"https://orcid.org/0009-0004-0254-5845"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ender Yilmaz","raw_affiliation_strings":["Arizona State University, USA"],"affiliations":[{"raw_affiliation_string":"Arizona State University, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058946013","display_name":"Sule Ozev","orcid":"https://orcid.org/0000-0002-3636-715X"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sule Ozev","raw_affiliation_strings":["Arizona State University, USA"],"affiliations":[{"raw_affiliation_string":"Arizona State University, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5108524932"],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":1.071,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.79746476,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"313","last_page":"318"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6013889312744141},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5920819044113159},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5648072361946106},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.534554123878479},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5155832171440125},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5114887952804565},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5009517669677734},{"id":"https://openalex.org/keywords/outlier","display_name":"Outlier","score":0.4866967499256134},{"id":"https://openalex.org/keywords/quality","display_name":"Quality (philosophy)","score":0.47557106614112854},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4751405715942383},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.42682594060897827},{"id":"https://openalex.org/keywords/zero","display_name":"Zero (linguistics)","score":0.4249812364578247},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40103819966316223},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.384755939245224},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1915644407272339},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10675475001335144}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6013889312744141},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5920819044113159},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5648072361946106},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.534554123878479},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5155832171440125},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5114887952804565},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5009517669677734},{"id":"https://openalex.org/C79337645","wikidata":"https://www.wikidata.org/wiki/Q779824","display_name":"Outlier","level":2,"score":0.4866967499256134},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.47557106614112854},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4751405715942383},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.42682594060897827},{"id":"https://openalex.org/C2780813799","wikidata":"https://www.wikidata.org/wiki/Q3274237","display_name":"Zero (linguistics)","level":2,"score":0.4249812364578247},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40103819966316223},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.384755939245224},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1915644407272339},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10675475001335144},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2009.5413139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2009.5413139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.398.2601","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.398.2601","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://iccd.et.tudelft.nl/2009/proceedings/313Yilmaz.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1591487299","https://openalex.org/W1874000772","https://openalex.org/W2047468602","https://openalex.org/W2098112833","https://openalex.org/W2099992850","https://openalex.org/W2104440709","https://openalex.org/W2105290633","https://openalex.org/W2116996377","https://openalex.org/W2124017175","https://openalex.org/W2129444464","https://openalex.org/W2129555080","https://openalex.org/W2129690060","https://openalex.org/W2131610230","https://openalex.org/W2139497890","https://openalex.org/W2145403171","https://openalex.org/W2146685901","https://openalex.org/W2147198689","https://openalex.org/W2270294147","https://openalex.org/W4235485521","https://openalex.org/W4247409213"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2021253405","https://openalex.org/W2913077774","https://openalex.org/W2145089576","https://openalex.org/W1986228509","https://openalex.org/W2147400189","https://openalex.org/W2340957901","https://openalex.org/W2157212570","https://openalex.org/W1991935474","https://openalex.org/W2543176856"],"abstract_inverted_index":{"Analog":[0],"circuits":[1,110],"are":[2,55],"often":[3,20],"tested":[4],"based":[5,64,117],"on":[6,69,121],"their":[7],"specifications.":[8],"While":[9],"specification-based":[10,30],"testing":[11,18,31],"ensures":[12],"the":[13,35,53,87,93,140],"initial":[14],"product":[15],"quality,":[16],"full":[17,29],"is":[19,127],"not":[21,38],"possible":[22],"in":[23],"high":[24],"volume":[25],"production.":[26],"Moreover,":[27],"even":[28],"cannot":[32,112],"guarantee":[33],"that":[34,111,125],"circuit":[36],"does":[37],"contain":[39],"any":[40],"physical":[41],"defects.":[42],"Some":[43],"application":[44],"domains":[45],"require":[46],"near-zero":[47],"defect":[48,63],"levels":[49],"independent":[50],"of":[51,89,135],"whether":[52],"specifications":[54],"met.":[56],"In":[57,96],"this":[58],"work,":[59],"we":[60,103],"present":[61],"a":[62,133],"test":[65,94],"optimization":[66],"method":[67],"focusing":[68],"defective":[70,109],"parts":[71],"per":[72],"million":[73],"(DPPM)":[74],"minimization.":[75],"We":[76],"extract":[77],"potential":[78],"defects":[79],"through":[80],"inductive":[81],"fault":[82],"analysis":[83,106],"(IFA)":[84],"and":[85],"reduce":[86],"number":[88],"tests":[90],"without":[91],"degrading":[92],"quality.":[95],"order":[97],"to":[98,107,130],"achieve":[99],"near":[100],"zero":[101],"DPPM,":[102],"employ":[104],"outlier":[105],"identify":[108],"be":[113],"identified":[114],"using":[115],"specification":[116],"methods.":[118],"Simulation":[119],"results":[120],"an":[122],"LNA":[123],"show":[124],"DPPM":[126],"reduced":[128],"down":[129],"0":[131],"at":[132],"cost":[134],"0.2%":[136],"yield":[137],"loss":[138],"with":[139],"proposed":[141],"method.":[142]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}