{"id":"https://openalex.org/W2118366390","doi":"https://doi.org/10.1109/iccd.2009.5413127","title":"Pragmatic design of gated-diode FinFET DRAMs","display_name":"Pragmatic design of gated-diode FinFET DRAMs","publication_year":2009,"publication_date":"2009-10-01","ids":{"openalex":"https://openalex.org/W2118366390","doi":"https://doi.org/10.1109/iccd.2009.5413127","mag":"2118366390"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2009.5413127","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2009.5413127","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000952630","display_name":"Ajay N. Bhoj","orcid":null},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ajay N. Bhoj","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","Department of Electrical Engineering, Princeton University, Princeton, NJ - 08544"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ - 08544","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086131079","display_name":"Niraj K. Jha","orcid":"https://orcid.org/0000-0002-1539-0369"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Niraj K. Jha","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","Department of Electrical Engineering, Princeton University, Princeton, NJ - 08544"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ - 08544","institution_ids":["https://openalex.org/I20089843"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5000952630"],"corresponding_institution_ids":["https://openalex.org/I20089843"],"apc_list":null,"apc_paid":null,"fwci":3.0481,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.9157703,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"390","last_page":"397"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8239654302597046},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6924130916595459},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6661611199378967},{"id":"https://openalex.org/keywords/diode","display_name":"Diode","score":0.5882722735404968},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5171722769737244},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5027260780334473},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4654204547405243},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4358982443809509},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.4312148094177246},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3514193296432495},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.34540754556655884},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3385433852672577},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.29788267612457275},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2642778754234314},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.16557875275611877}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8239654302597046},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6924130916595459},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6661611199378967},{"id":"https://openalex.org/C78434282","wikidata":"https://www.wikidata.org/wiki/Q11656","display_name":"Diode","level":2,"score":0.5882722735404968},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5171722769737244},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5027260780334473},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4654204547405243},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4358982443809509},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.4312148094177246},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3514193296432495},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.34540754556655884},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3385433852672577},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.29788267612457275},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2642778754234314},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.16557875275611877}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2009.5413127","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2009.5413127","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.398.2349","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.398.2349","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://iccd.et.tudelft.nl/2009/proceedings/390Bhoj.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1491237044","https://openalex.org/W1517678070","https://openalex.org/W2052022045","https://openalex.org/W2058283199","https://openalex.org/W2094660878","https://openalex.org/W2097506792","https://openalex.org/W2098040113","https://openalex.org/W2098286658","https://openalex.org/W2105102111","https://openalex.org/W2136913988","https://openalex.org/W2151356034","https://openalex.org/W2547470909","https://openalex.org/W6631170669","https://openalex.org/W7011514788"],"related_works":["https://openalex.org/W3120961607","https://openalex.org/W4401568740","https://openalex.org/W2098207691","https://openalex.org/W3148568549","https://openalex.org/W1648516568","https://openalex.org/W361036515","https://openalex.org/W4392590355","https://openalex.org/W2269474412","https://openalex.org/W2170979950","https://openalex.org/W1900707063"],"abstract_inverted_index":{"Scaling":[0],"bulk":[1,134,161,202],"CMOS":[2],"SRAM":[3,44,61,194],"technology":[4,76,120],"for":[5,222,261,268],"on-chip":[6],"caches":[7],"beyond":[8],"the":[9,43,127,160,172,185,205,233],"22":[10],"nm":[11],"node":[12],"is":[13,85],"questionable,":[14],"on":[15,50],"account":[16],"of":[17,64,89,102,129,159,187,207,240],"high":[18],"leakage":[19],"power":[20,70],"consumption,":[21],"performance":[22],"degradation,":[23],"and":[24,71,100,136,164,175,200],"instability":[25],"due":[26],"to":[27,41,96,139,170],"process":[28],"variations.":[29],"Recently,":[30],"two/three":[31],"transistor":[32,83],"one":[33],"gated-diode":[34,103,115,162,253,260,267],"(2T/3T1D)":[35],"DRAMs":[36,104],"were":[37],"proposed":[38],"as":[39],"alternatives":[40],"address":[42,114],"variability":[45],"problem,":[46],"with":[47,59,232,264],"an":[48,60,87,217,258],"emphasis":[49],"high-activity":[51],"embedded":[52],"cache":[53],"applications.":[54],"They":[55],"are":[56,168],"highly":[57],"competitive":[58],"in":[62,82,106,118,133,149,178,215],"terms":[63],"performance,":[65],"while":[66],"having":[67,195],"a":[68,107,210,243,249,265],"smaller":[69],"area":[72],"footprint":[73],"at":[74],"lower":[75],"nodes.":[77],"The":[78],"current":[79,177],"evolutionary":[80],"trend":[81],"structures":[84],"toward":[86],"era":[88],"multi-gate":[90,108],"devices,":[91],"which":[92,256],"makes":[93],"it":[94,138],"necessary":[95],"identify":[97,165],"design":[98,117,225],"issues":[99],"advantages":[101],"implemented":[105,214],"technology.":[109,151],"In":[110],"this":[111,153],"work,":[112],"we":[113,155,183,219,247],"DRAM":[116,190,203],"FinFET":[119,150,157,180,189,193,254],"using":[121,209],"mixed-mode":[122],"2D-device":[123],"simulations.":[124],"We":[125],"revisit":[126],"model":[128,237],"internal":[130],"voltage":[131],"gain":[132],"gated-diodes":[135,148],"extend":[137],"provide":[140],"quantitative":[141],"insight":[142],"into":[143],"designing":[144],"Fin":[145],"gated-diodes,":[146],"i.e.,":[147],"To":[152],"effect,":[154],"propose":[156],"variants":[158],"configuration":[163],"parameters":[166],"that":[167,226],"critical":[169],"enhancing":[171],"retention":[173],"time":[174],"read":[176],"2T/3T1D":[179],"DRAMs.":[181],"Additionally,":[182],"show":[184],"superiority":[186],"2T1D":[188,201],"over":[191],"6T":[192],"pass-gate":[196],"feedback":[197],"(6T":[198],"PGFB)":[199],"under":[204,242],"effect":[206],"variations":[208],"quasi-Monte":[211],"Carlo":[212],"method":[213],"FinE,":[216],"environment":[218],"have":[220],"developed":[221],"double-gate":[223,235],"circuit":[224],"integrates":[227],"Sentaurus":[228],"TCAD":[229],"from":[230,238],"Synopsys":[231],"Spice3-UFDG":[234],"compact":[236],"University":[239],"Florida":[241],"single":[244],"framework.":[245],"Finally,":[246],"present":[248],"new":[250],"tunable":[251],"threshold":[252],"amplifier":[255],"uses":[257],"n-type":[259],"voltage-boosting,":[262],"along":[263],"p-type":[266],"zero-suppression.":[269]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}