{"id":"https://openalex.org/W2151491658","doi":"https://doi.org/10.1109/iccd.2008.4751926","title":"Energy-delay tradeoffs in 32-bit static shifter designs","display_name":"Energy-delay tradeoffs in 32-bit static shifter designs","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2151491658","doi":"https://doi.org/10.1109/iccd.2008.4751926","mag":"2151491658"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2008.4751926","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2008.4751926","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5098418264","display_name":"Steven Huntzicker","orcid":null},"institutions":[{"id":"https://openalex.org/I133543626","display_name":"Harvey Mudd College","ror":"https://ror.org/025ecfn45","country_code":"US","type":"education","lineage":["https://openalex.org/I133543626"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven Huntzicker","raw_affiliation_strings":["Harvey Mudd College, Claremont, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harvey Mudd College, Claremont, CA, USA","institution_ids":["https://openalex.org/I133543626"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019897514","display_name":"Michael Dayringer","orcid":null},"institutions":[{"id":"https://openalex.org/I133543626","display_name":"Harvey Mudd College","ror":"https://ror.org/025ecfn45","country_code":"US","type":"education","lineage":["https://openalex.org/I133543626"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Dayringer","raw_affiliation_strings":["Harvey Mudd College, Claremont, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harvey Mudd College, Claremont, CA, USA","institution_ids":["https://openalex.org/I133543626"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5098636094","display_name":"Justin Soprano","orcid":null},"institutions":[{"id":"https://openalex.org/I133543626","display_name":"Harvey Mudd College","ror":"https://ror.org/025ecfn45","country_code":"US","type":"education","lineage":["https://openalex.org/I133543626"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Justin Soprano","raw_affiliation_strings":["Harvey Mudd College, Claremont, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harvey Mudd College, Claremont, CA, USA","institution_ids":["https://openalex.org/I133543626"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110256056","display_name":"Anthony Weerasinghe","orcid":null},"institutions":[{"id":"https://openalex.org/I133543626","display_name":"Harvey Mudd College","ror":"https://ror.org/025ecfn45","country_code":"US","type":"education","lineage":["https://openalex.org/I133543626"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anthony Weerasinghe","raw_affiliation_strings":["Harvey Mudd College, Claremont, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harvey Mudd College, Claremont, CA, USA","institution_ids":["https://openalex.org/I133543626"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101661944","display_name":"David Harris","orcid":"https://orcid.org/0000-0001-9075-5965"},"institutions":[{"id":"https://openalex.org/I133543626","display_name":"Harvey Mudd College","ror":"https://ror.org/025ecfn45","country_code":"US","type":"education","lineage":["https://openalex.org/I133543626"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Money Harris","raw_affiliation_strings":["Harvey Mudd College, Claremont, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harvey Mudd College, Claremont, CA, USA","institution_ids":["https://openalex.org/I133543626"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085577811","display_name":"Dinesh Patil","orcid":"https://orcid.org/0000-0001-9588-8513"},"institutions":[{"id":"https://openalex.org/I133543626","display_name":"Harvey Mudd College","ror":"https://ror.org/025ecfn45","country_code":"US","type":"education","lineage":["https://openalex.org/I133543626"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dinesh Patil","raw_affiliation_strings":["Harvey Mudd College, Claremont, CA, USA","Sun MicroSystems Laboratories, Inc., USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harvey Mudd College, Claremont, CA, USA","institution_ids":["https://openalex.org/I133543626"]},{"raw_affiliation_string":"Sun MicroSystems Laboratories, Inc., USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I133543626"],"apc_list":null,"apc_paid":null,"fwci":1.3568,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.8295267,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"626","last_page":"632"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.824102520942688},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6050219535827637},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.5659719109535217},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.553056001663208},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.5201126337051392},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5175318121910095},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.4954320192337036},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4429687559604645},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.4428390860557556},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43428274989128113},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32849597930908203},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.2781131863594055},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24754270911216736},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22573363780975342},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.17453747987747192},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14616245031356812},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11314007639884949}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.824102520942688},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6050219535827637},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.5659719109535217},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.553056001663208},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.5201126337051392},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5175318121910095},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.4954320192337036},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4429687559604645},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.4428390860557556},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43428274989128113},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32849597930908203},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.2781131863594055},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24754270911216736},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22573363780975342},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.17453747987747192},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14616245031356812},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11314007639884949},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2008.4751926","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2008.4751926","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.159.489","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.159.489","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www3.hmc.edu/~harris/research/iccd08.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1493999377","https://openalex.org/W1518236483","https://openalex.org/W2088115909","https://openalex.org/W2094721212","https://openalex.org/W2103101604","https://openalex.org/W2133674576","https://openalex.org/W2137958758","https://openalex.org/W2148387747","https://openalex.org/W2152473162","https://openalex.org/W4254636603"],"related_works":["https://openalex.org/W2170314243","https://openalex.org/W2119179026","https://openalex.org/W2794947590","https://openalex.org/W2114971758","https://openalex.org/W2109932036","https://openalex.org/W2093081283","https://openalex.org/W4313118781","https://openalex.org/W2552408918","https://openalex.org/W2891188466","https://openalex.org/W2226796451"],"abstract_inverted_index":{"This":[0],"paper":[1,33],"compares":[2],"the":[3,35,48,65],"energy-delay":[4,67],"tradeoff":[5],"curves":[6],"of":[7,37,50],"32-bit":[8],"static":[9,61],"barrel":[10],"and":[11,42,59],"funnel":[12,55],"shifters.":[13],"The":[14,32],"Stanford":[15],"Circuit":[16],"Optimization":[17],"Tool":[18],"(SCOT)":[19],"is":[20],"used":[21],"to":[22],"determine":[23],"best":[24,66],"transistor":[25],"sizes":[26],"in":[27],"a":[28,70],"90":[29],"nm":[30],"process.":[31],"evaluates":[34],"effect":[36],"multiplexer":[38,62],"valency,":[39],"circuit":[40],"design,":[41],"physical":[43],"placement.":[44],"It":[45],"also":[46],"quantifies":[47],"costs":[49],"various":[51],"shift":[52],"operations.":[53],"A":[54],"shifter":[56],"using":[57],"4-":[58],"8-input":[60],"stages":[63],"gives":[64],"tradeoff,":[68],"with":[69],"knee":[71],"at":[72],"440":[73],"ps":[74],"(15":[75],"FO4":[76],"inverter":[77],"delays)":[78],"consuming":[79],"0.9":[80],"pJ":[81],"per":[82],"shift.":[83]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}