{"id":"https://openalex.org/W2152975269","doi":"https://doi.org/10.1109/iccd.2008.4751921","title":"Suitable cache organizations for a novel biomedical implant processor","display_name":"Suitable cache organizations for a novel biomedical implant processor","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2152975269","doi":"https://doi.org/10.1109/iccd.2008.4751921","mag":"2152975269"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2008.4751921","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2008.4751921","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077785373","display_name":"Christos Strydis","orcid":"https://orcid.org/0000-0002-0935-9322"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Christos Strydis","raw_affiliation_strings":["Computer Engineering Laboratory, Delft University of Technnology, Delft, Netherlands"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Laboratory, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5077785373"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":1.017,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.79602684,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":null,"first_page":"591","last_page":"598"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.8340911865234375},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8057049512863159},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7857521772384644},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5475290417671204},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5406027436256409},{"id":"https://openalex.org/keywords/microelectronics","display_name":"Microelectronics","score":0.5359441041946411},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4821576476097107},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.46254703402519226},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.44861075282096863},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4319566786289215},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.42521175742149353},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4079415798187256},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22493776679039001},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0752338171005249}],"concepts":[{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.8340911865234375},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8057049512863159},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7857521772384644},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5475290417671204},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5406027436256409},{"id":"https://openalex.org/C187937830","wikidata":"https://www.wikidata.org/wiki/Q175403","display_name":"Microelectronics","level":2,"score":0.5359441041946411},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4821576476097107},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.46254703402519226},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.44861075282096863},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4319566786289215},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.42521175742149353},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4079415798187256},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22493776679039001},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0752338171005249},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iccd.2008.4751921","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2008.4751921","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},{"id":"pmh:eur:oai:pure.eur.nl:publications/eec5ceb7-ce9d-465d-88c0-782800dfefc0","is_oa":false,"landing_page_url":"https://pure.eur.nl/en/publications/eec5ceb7-ce9d-465d-88c0-782800dfefc0","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"26th IEEE International Conference on Computer Design 2008, ICCD, 591 - 598","raw_type":"info:eu-repo/semantics/conferencepaper"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.149.593","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.149.593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ce.et.tudelft.nl/publicationfiles/1648_555_iccd08_strydis.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7900000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1607560466","https://openalex.org/W1975745331","https://openalex.org/W1987307979","https://openalex.org/W1990122651","https://openalex.org/W1993520245","https://openalex.org/W2025722801","https://openalex.org/W2031185081","https://openalex.org/W2032297914","https://openalex.org/W2035505186","https://openalex.org/W2036579931","https://openalex.org/W2092951036","https://openalex.org/W2102727118","https://openalex.org/W2104225326","https://openalex.org/W2118257080","https://openalex.org/W2121374091","https://openalex.org/W2122155038","https://openalex.org/W2132929775","https://openalex.org/W2150538259","https://openalex.org/W2158307590","https://openalex.org/W3140903683","https://openalex.org/W3143932724","https://openalex.org/W6644028420","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W2147122795","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W2167303720","https://openalex.org/W2109715593","https://openalex.org/W3161817247","https://openalex.org/W1918294866","https://openalex.org/W2012518269","https://openalex.org/W2401390283","https://openalex.org/W2068309140"],"abstract_inverted_index":{"This":[0],"paper":[1],"evaluates":[2],"various":[3],"instruction-":[4],"and":[5,14,30,78],"data-cache":[6,81],"organizations":[7,94],"in":[8],"terms":[9],"of":[10,27,53,68,82],"performance,":[11],"power,":[12],"energy":[13],"area":[15,74],"on":[16,41],"a":[17,54,65,79],"suitably":[18],"selected":[19],"biomedical":[20,42],"benchmark":[21,24],"suite.":[22],"The":[23],"suite":[25],"consists":[26],"compression,":[28],"encryption":[29],"data-integrity":[31],"algorithms":[32],"as":[33,35,88,92],"well":[34],"real":[36],"implant":[37,98],"applications,":[38],"all":[39],"executed":[40],"input":[43],"datasets.":[44],"Results":[45],"are":[46,76],"used":[47],"to":[48],"drive":[49],"the":[50,96],"(micro)architectural":[51],"design":[52],"novel":[55],"microprocessor":[56],"targeting":[57],"microelectronic":[58],"implants.":[59],"Our":[60],"profiling":[61],"study":[62],"has":[63],"revealed":[64],"L1":[66,80],"instruction-cache":[67],"8":[69],"KB":[70,84],"size":[71],"(when":[72],"relaxed":[73],"constraints":[75],"imposed)":[77],"4":[83],"size,":[85],"both":[86],"structured":[87],"2-way":[89],"associative":[90],"caches,":[91],"optimal":[93],"for":[95],"envisioned":[97],"processor.":[99]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}