{"id":"https://openalex.org/W2141803235","doi":"https://doi.org/10.1109/iccd.2008.4751916","title":"Is there always performance overhead for regular fabric?","display_name":"Is there always performance overhead for regular fabric?","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2141803235","doi":"https://doi.org/10.1109/iccd.2008.4751916","mag":"2141803235"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2008.4751916","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2008.4751916","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064821922","display_name":"Yi-Wei Lin","orcid":"https://orcid.org/0000-0001-8047-1977"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yi-Wei Lin","raw_affiliation_strings":["University of California, Santa Barbara, USA","UC Santa Barbara, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"UC Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063371595","display_name":"Malgorzata Marek-Sadowska","orcid":"https://orcid.org/0000-0002-3934-7031"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Malgorzata Marek-Sadowska","raw_affiliation_strings":["University of California, Santa Barbara, USA","UC Santa Barbara, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"UC Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013238154","display_name":"W. Maly","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wojciech Maly","raw_affiliation_strings":["Carnegie Mellon University, USA","Carnegie Mellon Univ (USA)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Carnegie Mellon Univ (USA)","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109012607","display_name":"Andrzej Pfitzner","orcid":null},"institutions":[{"id":"https://openalex.org/I108403487","display_name":"Warsaw University of Technology","ror":"https://ror.org/00y0xnp53","country_code":"PL","type":"education","lineage":["https://openalex.org/I108403487"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Andrzej Pfitzner","raw_affiliation_strings":["Warsaw University of Technology, Poland","Warsaw Univ. of Technol., Warsaw"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Warsaw University of Technology, Poland","institution_ids":["https://openalex.org/I108403487"]},{"raw_affiliation_string":"Warsaw Univ. of Technol., Warsaw","institution_ids":["https://openalex.org/I108403487"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034089826","display_name":"Dominik Kasprowicz","orcid":"https://orcid.org/0000-0002-3480-6585"},"institutions":[{"id":"https://openalex.org/I108403487","display_name":"Warsaw University of Technology","ror":"https://ror.org/00y0xnp53","country_code":"PL","type":"education","lineage":["https://openalex.org/I108403487"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Dominik Kasprowicz","raw_affiliation_strings":["Warsaw University of Technology, Poland","Warsaw Univ. of Technol., Warsaw"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Warsaw University of Technology, Poland","institution_ids":["https://openalex.org/I108403487"]},{"raw_affiliation_string":"Warsaw Univ. of Technol., Warsaw","institution_ids":["https://openalex.org/I108403487"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.3918,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.92433648,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"24","issue":null,"first_page":"557","last_page":"562"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.873018741607666},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6439793705940247},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6089674830436707},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5426459908485413},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5309625864028931},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5184882879257202},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48428577184677124},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4807848334312439},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.47108423709869385},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4669218063354492},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4507923722267151},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4017857015132904},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34079471230506897},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27848994731903076},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09961378574371338},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07116958498954773}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.873018741607666},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6439793705940247},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6089674830436707},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5426459908485413},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5309625864028931},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5184882879257202},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48428577184677124},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4807848334312439},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.47108423709869385},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4669218063354492},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4507923722267151},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4017857015132904},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34079471230506897},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27848994731903076},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09961378574371338},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07116958498954773},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2008.4751916","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2008.4751916","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Computer Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4699999988079071}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320332500","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1492192095","https://openalex.org/W1511688816","https://openalex.org/W2048312633","https://openalex.org/W2109887272","https://openalex.org/W2116625560","https://openalex.org/W2121263056","https://openalex.org/W2170723854","https://openalex.org/W2533175705","https://openalex.org/W4230221092","https://openalex.org/W6684788526"],"related_works":["https://openalex.org/W2147584640","https://openalex.org/W2048044560","https://openalex.org/W3129613221","https://openalex.org/W2023303593","https://openalex.org/W3146205511","https://openalex.org/W2005047684","https://openalex.org/W1494240561","https://openalex.org/W2172251471","https://openalex.org/W2467322885","https://openalex.org/W2166756701"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"study":[4],"the":[5,31,46],"circuits":[6,60,75],"built":[7],"from":[8],"super-regular,":[9],"high-density":[10],"transistor":[11],"arrays":[12],"that":[13,38,71],"can":[14],"be":[15],"prefabricated":[16],"and":[17,41,63,76],"customized":[18],"using":[19,77],"an":[20],"OPC-free":[21],"interconnect":[22],"manufacturing":[23],"process.":[24],"The":[25],"super-regular":[26],"layout":[27,48],"style":[28],"greatly":[29],"enhances":[30],"chippsilas":[32],"manufacturability.":[33],"Unlike":[34],"other":[35],"regular":[36],"fabrics":[37],"sacrifice":[39],"area":[40],"performance":[42],"to":[43,58,67],"improve":[44],"regularity,":[45],"new":[47,53],"style,":[49],"combined":[50],"with":[51,61],"a":[52],"3-D":[54],"geometry":[55],"transistor,":[56],"enables":[57],"produce":[59],"timing":[62],"power":[64],"density":[65],"comparable":[66],"or":[68],"better":[69],"than":[70],"of":[72],"conventional":[73],"CMOS":[74],"less":[78],"chip":[79],"area.":[80]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}