{"id":"https://openalex.org/W2129468521","doi":"https://doi.org/10.1109/iccd.2008.4751915","title":"SynECO: Incremental technology mapping with constrained placement and fast detail routing for predictable timing improvement","display_name":"SynECO: Incremental technology mapping with constrained placement and fast detail routing for predictable timing improvement","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2129468521","doi":"https://doi.org/10.1109/iccd.2008.4751915","mag":"2129468521"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2008.4751915","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2008.4751915","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108884594","display_name":"Anuj Kumar","orcid":"https://orcid.org/0009-0006-5761-6457"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anuj Kumar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI#TAB#","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090688519","display_name":"Tai-Hsuan Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tai-Hsuan Wu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI#TAB#","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072204999","display_name":"Azadeh Davoodi","orcid":"https://orcid.org/0000-0001-5213-2556"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Azadeh Davoodi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin, Madison, WI#TAB#","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"95","issue":null,"first_page":"551","last_page":"556"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7595384120941162},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.7391895651817322},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6530644297599792},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.6142593026161194},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.6086574196815491},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.6042454242706299},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.5496255159378052},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5384699106216431},{"id":"https://openalex.org/keywords/steiner-tree-problem","display_name":"Steiner tree problem","score":0.5279368758201599},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.5148443579673767},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4752625823020935},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.4737183451652527},{"id":"https://openalex.org/keywords/physical-layer","display_name":"Physical layer","score":0.44224879145622253},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.4349454641342163},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.42620357871055603},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.41957664489746094},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.34575822949409485},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.22092032432556152},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2084239423274994},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19914793968200684},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.16752395033836365},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.14879560470581055},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.12018221616744995},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11498576402664185},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10853844881057739},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10185140371322632}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7595384120941162},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.7391895651817322},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6530644297599792},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.6142593026161194},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.6086574196815491},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.6042454242706299},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.5496255159378052},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5384699106216431},{"id":"https://openalex.org/C76220878","wikidata":"https://www.wikidata.org/wiki/Q1764144","display_name":"Steiner tree problem","level":2,"score":0.5279368758201599},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.5148443579673767},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4752625823020935},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.4737183451652527},{"id":"https://openalex.org/C19247436","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"Physical layer","level":3,"score":0.44224879145622253},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.4349454641342163},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.42620357871055603},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.41957664489746094},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.34575822949409485},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.22092032432556152},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2084239423274994},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19914793968200684},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.16752395033836365},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.14879560470581055},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.12018221616744995},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11498576402664185},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10853844881057739},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10185140371322632},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2008.4751915","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2008.4751915","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Computer Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.6499999761581421,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1603813963","https://openalex.org/W1995821058","https://openalex.org/W1999938868","https://openalex.org/W2075896072","https://openalex.org/W2092933948","https://openalex.org/W2097924125","https://openalex.org/W2103626283","https://openalex.org/W2115970675","https://openalex.org/W2118182815","https://openalex.org/W2121494045","https://openalex.org/W2123692429","https://openalex.org/W2135117148","https://openalex.org/W2427843410","https://openalex.org/W4239259179","https://openalex.org/W4248136059","https://openalex.org/W6677731803","https://openalex.org/W6678075179","https://openalex.org/W6717835706"],"related_works":["https://openalex.org/W2114232017","https://openalex.org/W1691923927","https://openalex.org/W2020200124","https://openalex.org/W2380365775","https://openalex.org/W2109891029","https://openalex.org/W2182628752","https://openalex.org/W2164654367","https://openalex.org/W2135858590","https://openalex.org/W1516835811","https://openalex.org/W2129468521"],"abstract_inverted_index":{"We":[0,15,26],"present":[1],"SynECO,":[2],"a":[3,37,49],"framework":[4,141],"to":[5,36,43,47,85,126],"achieve":[6],"predictable":[7,50],"timing":[8,60,75],"improvement":[9],"via":[10,110],"incremental":[11],"resynthesis":[12],"and":[13,20,22,91,109],"replacement.":[14],"target":[16,133],"timing-critical":[17],"paths":[18],"postplacement":[19],"resynthesize":[21],"replace":[23],"promising":[24],"gates.":[25],"show":[27],"since":[28],"the":[29,33,129,136,146],"wire":[30,69],"delays":[31,111],"are":[32,113],"non-negligible":[34],"contributors":[35],"critical-path":[38],"delay,":[39],"it":[40],"is":[41,142],"crucial":[42,114],"accurately":[44],"estimate":[45,87],"them":[46],"make":[48],"synthesis":[51,140],"modification.":[52],"For":[53,118],"this":[54],"purpose,":[55],"we":[56,121],"incorporate":[57],"an":[58],"accurate":[59,116],"analysis":[61],"tool":[62],"which":[63,112],"uses":[64],"fast":[65,119],"detail":[66],"routing":[67,97],"for":[68,115,150],"delay":[70,94],"estimation.":[71],"This":[72],"allows":[73,99],"generating":[74],"estimates":[76],"that":[77],"correlate":[78],"much":[79],"better":[80],"with":[81,145],"post-routing":[82],"values":[83],"compared":[84],"Steiner-tree-based":[86],"of":[88,101,132],"wiring":[89],"tree":[90],"using":[92],"D2M":[93],"model.":[95],"Detail":[96],"information":[98],"incorporation":[100],"factors":[102],"such":[103],"as":[104],"crosstalk,":[105],"metal":[106],"layer":[107],"assignment":[108],"analysis.":[117],"synthesis,":[120],"constrain":[122],"our":[123],"logical":[124],"modifications":[125],"be":[127],"from":[128],"physical":[130,151],"neighborhood":[131],"gates":[134],"on":[135],"critical":[137],"paths.":[138],"Our":[139],"completely":[143],"integrated":[144],"Cadence":[147],"Encounter":[148],"tools":[149],"design.":[152]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}