{"id":"https://openalex.org/W2148985500","doi":"https://doi.org/10.1109/iccd.2008.4751884","title":"Post-silicon verification for cache coherence","display_name":"Post-silicon verification for cache coherence","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2148985500","doi":"https://doi.org/10.1109/iccd.2008.4751884","mag":"2148985500"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2008.4751884","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2008.4751884","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018269902","display_name":"Andrew DeOrio","orcid":"https://orcid.org/0000-0001-5653-5109"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Andrew DeOrio","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065205745","display_name":"Adam Bauserman","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Adam Bauserman","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030335506","display_name":"Valeria Bertacco","orcid":"https://orcid.org/0000-0002-0319-3368"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Valeria Bertacco","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, USA","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5018269902"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":3.7889,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.93850692,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"33","issue":null,"first_page":"348","last_page":"355"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8385977745056152},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.629124641418457},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6194632053375244},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5591393709182739},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5485162138938904},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.5118917226791382},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.504557728767395},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.48933547735214233},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.4739573001861572},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4586617350578308},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3076840043067932},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2386375367641449},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.207794189453125}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8385977745056152},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.629124641418457},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6194632053375244},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5591393709182739},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5485162138938904},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.5118917226791382},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.504557728767395},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.48933547735214233},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.4739573001861572},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4586617350578308},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3076840043067932},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2386375367641449},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.207794189453125},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2008.4751884","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2008.4751884","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.217.4899","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.217.4899","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.umich.edu/~valeria/research/publications/ICCD08Cosma.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5299999713897705,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1523595001","https://openalex.org/W1532374416","https://openalex.org/W1561112849","https://openalex.org/W2033102751","https://openalex.org/W2033263591","https://openalex.org/W2062390281","https://openalex.org/W2116989825","https://openalex.org/W2120635877","https://openalex.org/W2122146819","https://openalex.org/W2139752573","https://openalex.org/W2145021036","https://openalex.org/W2163329643","https://openalex.org/W2164264749","https://openalex.org/W2178304631","https://openalex.org/W3139542001","https://openalex.org/W4238549726","https://openalex.org/W6631190096","https://openalex.org/W6631935064"],"related_works":["https://openalex.org/W4285204597","https://openalex.org/W2290195868","https://openalex.org/W3193874149","https://openalex.org/W2139534474","https://openalex.org/W2013212244","https://openalex.org/W2002047509","https://openalex.org/W2352722396","https://openalex.org/W2107914397","https://openalex.org/W3026856133","https://openalex.org/W13351917"],"abstract_inverted_index":{"Modern":[0],"processor":[1],"designs":[2],"are":[3],"extremely":[4],"complex":[5],"and":[6,89,113,176],"difficult":[7],"to":[8,20,22,127],"validate":[9],"during":[10,36],"development,":[11],"causing":[12],"a":[13,46,69,102,161],"growing":[14,54],"portion":[15],"of":[16,56,78,91,105,163,172],"the":[17,25,53,57,87,95,106,122,129,137],"verification":[18,38],"effort":[19],"shift":[21],"post-silicon,":[23],"after":[24],"first":[26],"few":[27],"hardware":[28],"prototypes":[29],"become":[30],"available.":[31],"Extremely":[32],"slow":[33],"simulation":[34],"speeds":[35],"pre-silicon":[37],"result":[39],"in":[40,60,82,94,158,183],"functional":[41,75,92],"errors":[42,93],"escaping":[43],"into":[44],"silicon,":[45],"problem":[47],"that":[48,178],"is":[49,139,180],"further":[50],"exacerbated":[51],"by":[52,98],"complexity":[55],"memory":[58,96,125,154],"subsystem":[59,97],"multi-core":[61,83,174],"platforms.":[62],"In":[63],"this":[64],"work":[65],"we":[66],"present":[67],"CoSMa,":[68],"novel":[70],"technology":[71],"offering":[72],"high":[73],"coverage":[74],"post-silicon":[76],"validation":[77],"cache":[79,111],"coherence":[80,164],"protocols":[81],"systems.":[84],"It":[85],"enables":[86],"detection":[88],"diagnosis":[90],"recording":[99],"at":[100,109,117],"runtime":[101],"compact":[103],"encoding":[104],"operations":[107],"occurring":[108],"each":[110],"line":[112],"checking":[114],"their":[115],"correctness":[116],"regular":[118],"intervals.":[119],"We":[120,156],"leverage":[121],"systempsilas":[123],"existing":[124],"resources":[126],"store":[128],"required":[130],"activity,":[131],"thus":[132],"minimizing":[133],"area":[134],"overhead.":[135,155],"When":[136],"system":[138],"finally":[140],"ready":[141],"for":[142],"customer":[143],"shipment,":[144],"CoSMa":[145,179],"can":[146],"be":[147],"completely":[148],"disabled,":[149],"eliminating":[150],"any":[151],"performance":[152],"or":[153],"reproduce":[157],"our":[159],"experiments":[160],"set":[162],"protocol":[165],"bugs":[166],"based":[167],"on":[168],"published":[169],"errata":[170],"documents":[171],"commercial":[173],"designs,":[175],"show":[177],"highly":[181],"effective":[182],"detecting":[184],"them.":[185]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":5}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}