{"id":"https://openalex.org/W2171440868","doi":"https://doi.org/10.1109/iccd.2008.4751866","title":"Dynamic test scheduling for analog circuits for improved test quality","display_name":"Dynamic test scheduling for analog circuits for improved test quality","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2171440868","doi":"https://doi.org/10.1109/iccd.2008.4751866","mag":"2171440868"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2008.4751866","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2008.4751866","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108524932","display_name":"Ender Y\u0131lmaz","orcid":"https://orcid.org/0009-0004-0254-5845"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ender Yilmaz","raw_affiliation_strings":["Department of Electrical Engineering, Arizona State University, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Arizona State University, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058946013","display_name":"Sule Ozev","orcid":"https://orcid.org/0000-0002-3636-715X"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sule Ozev","raw_affiliation_strings":["Department of Electrical Engineering, Arizona State University, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Arizona State University, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5108524932"],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":1.733,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.871689,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"227","last_page":"233"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7016559839248657},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6269274950027466},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.5346400141716003},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5251578688621521},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5137149095535278},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.49965786933898926},{"id":"https://openalex.org/keywords/test-method","display_name":"Test method","score":0.475658118724823},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4684429466724396},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.45434117317199707},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.389962762594223},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3220502436161041},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1631758213043213},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09331700205802917},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.08908528089523315},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08233106136322021},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07433611154556274}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7016559839248657},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6269274950027466},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.5346400141716003},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5251578688621521},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5137149095535278},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.49965786933898926},{"id":"https://openalex.org/C132519959","wikidata":"https://www.wikidata.org/wiki/Q3077373","display_name":"Test method","level":2,"score":0.475658118724823},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4684429466724396},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.45434117317199707},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.389962762594223},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3220502436161041},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1631758213043213},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09331700205802917},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.08908528089523315},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08233106136322021},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07433611154556274},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2008.4751866","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2008.4751866","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Computer Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1686846969","https://openalex.org/W1723333647","https://openalex.org/W1911475913","https://openalex.org/W2102378583","https://openalex.org/W2104486691","https://openalex.org/W2104972179","https://openalex.org/W2115785325","https://openalex.org/W2121692978","https://openalex.org/W2131610230","https://openalex.org/W2139497890","https://openalex.org/W2161332022","https://openalex.org/W2162491939"],"related_works":["https://openalex.org/W1588361197","https://openalex.org/W2091533492","https://openalex.org/W1991935474","https://openalex.org/W1953724919","https://openalex.org/W2134369540","https://openalex.org/W2408214455","https://openalex.org/W2082561435","https://openalex.org/W1950483953","https://openalex.org/W2110962837","https://openalex.org/W4319302805"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"an":[5],"innovative":[6],"test":[7,12,16,23,73,78,82,88],"scheduling":[8,24],"method":[9],"to":[10,45,49,68,91],"improve":[11],"quality":[13,74,89],"and/or":[14],"reduce":[15],"time":[17,79,83],"for":[18,55,75],"analog":[19],"circuits.":[20],"Our":[21],"dynamic":[22],"approach":[25],"predicts":[26],"the":[27,34,76,86,92],"fail":[28],"probability":[29],"of":[30,36],"unmeasured":[31],"specifications":[32],"with":[33,61,85],"aim":[35],"passing":[37],"statistically":[38],"well-behaved":[39],"chips":[40],"early":[41],"on":[42],"so":[43],"as":[44],"devote":[46],"more":[47],"resources":[48],"marginal":[50],"devices.":[51],"Results":[52],"show":[53],"that":[54],"a":[56],"gain":[57],"controlled":[58],"LNA":[59],"circuit,":[60],"48":[62],"specification":[63],"parameters,":[64],"it":[65],"is":[66],"possible":[67],"achieve":[69],"67%":[70],"improvement":[71],"in":[72],"same":[77,87],"or":[80],"19.2%":[81],"reduction":[84],"compared":[90],"widely":[93],"used":[94],"set":[95],"cover":[96],"method.":[97]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
