{"id":"https://openalex.org/W2129820293","doi":"https://doi.org/10.1109/iccd.2008.4751844","title":"Accelerating search and recognition with a TCAM functional unit","display_name":"Accelerating search and recognition with a TCAM functional unit","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2129820293","doi":"https://doi.org/10.1109/iccd.2008.4751844","mag":"2129820293"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2008.4751844","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2008.4751844","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108398432","display_name":"Atif Hashmi","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Atif Hashmi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA","Dept. of Electr. & Comput. Eng., Univ. of Wisconsin -Madison, Madison, WI"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin -Madison, Madison, WI","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052869119","display_name":"Mikko H. Lipasti","orcid":"https://orcid.org/0000-0002-8535-9244"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mikko Lipasti","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA","Dept. of Electr. & Comput. Eng., Univ. of Wisconsin -Madison, Madison, WI"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Wisconsin -Madison, Madison, WI","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":0.3758,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.53587488,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"81","last_page":"86"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10400","display_name":"Network Security and Intrusion Detection","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9800999760627747,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8493661284446716},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7355680465698242},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4675551652908325},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44397613406181335},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.43456488847732544},{"id":"https://openalex.org/keywords/data-structure","display_name":"Data structure","score":0.43305355310440063},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.4240344166755676},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4122759699821472},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3717685639858246},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35317087173461914},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.32527267932891846},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19964683055877686},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10237360000610352}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8493661284446716},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7355680465698242},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4675551652908325},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44397613406181335},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.43456488847732544},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.43305355310440063},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.4240344166755676},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4122759699821472},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3717685639858246},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35317087173461914},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.32527267932891846},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19964683055877686},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10237360000610352},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2008.4751844","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2008.4751844","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Computer Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.212.8091","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.212.8091","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.wisc.edu/~pharm/papers/iccd2008_hashmi.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1873097804","https://openalex.org/W2110535328","https://openalex.org/W2125263803","https://openalex.org/W6639289953"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2154351074","https://openalex.org/W2151223307","https://openalex.org/W3012895752","https://openalex.org/W2023400509","https://openalex.org/W2332054630","https://openalex.org/W2590100594","https://openalex.org/W2898122376","https://openalex.org/W1987176048"],"abstract_inverted_index":{"World":[0],"data":[1,15],"is":[2],"increasing":[3],"rapidly,":[4],"doubling":[5],"almost":[6],"every":[7],"three":[8],"years[1][2].":[9],"To":[10],"comprehend":[11],"and":[12,18,53,66,103,122],"use":[13],"this":[14],"effectively,":[16],"search":[17],"recognition":[19],"(SR)":[20],"applications":[21,35,65,124],"will":[22,41],"demand":[23],"more":[24],"computational":[25,75],"power":[26],"in":[27],"the":[28,61,74,90],"future.":[29],"The":[30,95],"inherent":[31],"speedups":[32],"that":[33],"these":[34,78],"get":[36],"due":[37],"to":[38,59,72,88,108],"frequency":[39,51],"scaling":[40,52],"no":[42],"longer":[43],"exist":[44],"as":[45],"processor":[46,68],"vendors":[47],"move":[48],"away":[49],"from":[50],"towards":[54],"multi-core":[55],"architectures.":[56],"Thus,":[57],"modifications":[58],"both":[60],"structure":[62],"of":[63,77,92,113],"SR":[64,93,116],"current":[67],"architectures":[69],"are":[70],"required":[71],"meet":[73],"needs":[76],"workloads.":[79],"This":[80],"paper":[81],"describes":[82],"a":[83,110],"novel":[84],"hardware":[85,96],"acceleration":[86],"scheme":[87],"improve":[89],"performance":[91],"applications.":[94],"accelerator":[97],"relies":[98],"on":[99],"Ternary":[100],"Content-Addressable":[101],"Memory":[102,128],"some":[104],"straightforward":[105],"ISA":[106],"extensions":[107],"deliver":[109],"promising":[111],"speedup":[112],"3.0-4.0":[114],"for":[115],"workloads":[117],"like":[118],"Template":[119],"Matching,":[120],"BLAST,":[121],"multi-threaded":[123],"using":[125],"Software":[126],"Transactional":[127],"(STM).":[129]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}