{"id":"https://openalex.org/W2115894212","doi":"https://doi.org/10.1109/iccd.2007.4601950","title":"SCAFFI: An intrachip FPGA asynchronous interface based on hard macros","display_name":"SCAFFI: An intrachip FPGA asynchronous interface based on hard macros","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W2115894212","doi":"https://doi.org/10.1109/iccd.2007.4601950","mag":"2115894212"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2007.4601950","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2007.4601950","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 25th International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016426035","display_name":"Julian Pontes","orcid":null},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Julian Pontes","raw_affiliation_strings":["Faculty of Informatics, PUCRS, Porto Alegre, Brazil","Fac. of Inf., PUCRS, Porto Alegre"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics, PUCRS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"Fac. of Inf., PUCRS, Porto Alegre","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030974893","display_name":"Rafael Soares","orcid":"https://orcid.org/0000-0001-9493-7272"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Rafael Soares","raw_affiliation_strings":["Faculty of Informatics, PUCRS, Porto Alegre, Brazil","Fac. of Inf., PUCRS, Porto Alegre"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics, PUCRS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"Fac. of Inf., PUCRS, Porto Alegre","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108533403","display_name":"Ewerson Carvalho","orcid":null},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ewerson Carvalho","raw_affiliation_strings":["Faculty of Informatics, PUCRS, Porto Alegre, Brazil","Fac. of Inf., PUCRS, Porto Alegre"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics, PUCRS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"Fac. of Inf., PUCRS, Porto Alegre","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025418231","display_name":"Fernando Moraes","orcid":"https://orcid.org/0000-0001-6126-6847"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernando Moraes","raw_affiliation_strings":["Faculty of Informatics, PUCRS, Porto Alegre, Brazil","Fac. of Inf., PUCRS, Porto Alegre"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics, PUCRS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"Fac. of Inf., PUCRS, Porto Alegre","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072149252","display_name":"Ney Calazans","orcid":"https://orcid.org/0000-0002-0467-4294"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ney Calazans","raw_affiliation_strings":["Faculty of Informatics, PUCRS, Porto Alegre, Brazil","Fac. of Inf., PUCRS, Porto Alegre"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics, PUCRS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"Fac. of Inf., PUCRS, Porto Alegre","institution_ids":["https://openalex.org/I45643870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5016426035"],"corresponding_institution_ids":["https://openalex.org/I45643870"],"apc_list":null,"apc_paid":null,"fwci":1.0104,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.80084104,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"541","last_page":"546"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.886233925819397},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7746785879135132},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.767212450504303},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.6978140473365784},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6749072670936584},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5582534074783325},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5457529425621033},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4978065490722656},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4754830598831177},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.41175633668899536},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.29745301604270935},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2579317092895508},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.14555910229682922},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.1326141655445099},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.06939223408699036}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.886233925819397},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7746785879135132},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.767212450504303},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.6978140473365784},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6749072670936584},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5582534074783325},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5457529425621033},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4978065490722656},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4754830598831177},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.41175633668899536},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.29745301604270935},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2579317092895508},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.14555910229682922},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.1326141655445099},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.06939223408699036},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2007.4601950","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2007.4601950","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 25th International Conference on Computer Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.711.3834","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.711.3834","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.inf.pucrs.br/%7Ecalazans/publications/2007_ICCD_Julian.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1514480347","https://openalex.org/W1609287256","https://openalex.org/W1978837729","https://openalex.org/W1983137717","https://openalex.org/W2085176118","https://openalex.org/W2116650992","https://openalex.org/W2117897741","https://openalex.org/W2129981070","https://openalex.org/W2135114122","https://openalex.org/W2146587443","https://openalex.org/W2159836120","https://openalex.org/W2160924769","https://openalex.org/W2171825402","https://openalex.org/W4239871447","https://openalex.org/W6630761995"],"related_works":["https://openalex.org/W4312516786","https://openalex.org/W2378481815","https://openalex.org/W2093992207","https://openalex.org/W2146990170","https://openalex.org/W1993985975","https://openalex.org/W2085028021","https://openalex.org/W3094139610","https://openalex.org/W2129978639","https://openalex.org/W2085176118","https://openalex.org/W304800142"],"abstract_inverted_index":{"Building":[0],"fully":[1],"synchronous":[2,27,66],"VLSI":[3,22],"circuits":[4,37],"is":[5,59,83,117],"becoming":[6],"less":[7],"viable":[8],"as":[9],"circuit":[10],"geometries":[11],"evolve.":[12],"However,":[13],"before":[14],"the":[15,46,60,108,115,120,137],"adoption":[16],"of":[17,36,45,62,110,114,122,131,139],"purely":[18],"asynchronous":[19,63,74],"strategies":[20],"in":[21],"design,":[23,55],"globally":[24],"asynchronous,":[25],"locally":[26],"(GALS)":[28],"design":[29,35],"approaches":[30],"should":[31],"take":[32],"over.":[33],"The":[34,81],"using":[38],"complex":[39],"field":[40],"programmable":[41],"components":[42],"like":[43],"state":[44],"art":[47],"FPGAs":[48],"follows":[49],"this":[50],"same":[51],"trend.":[52],"In":[53],"GALS":[54,128],"a":[56,72],"critical":[57],"step":[58],"definition":[61],"interfaces":[64],"between":[65],"regions.":[67],"This":[68],"paper":[69],"proposes":[70],"SCAFFI,":[71],"new":[73],"interface":[75,82],"to":[76,89],"interconnect":[77],"modules":[78],"inside":[79],"FPGAs.":[80],"based":[84],"on":[85],"clock":[86],"stretching":[87,103],"techniques":[88],"avoid":[90],"metastability.":[91],"Differently":[92],"from":[93],"other":[94],"interfaces,":[95],"it":[96],"can":[97],"use":[98,109,121,138],"both":[99],"logic":[100],"levels":[101],"for":[102],"and":[104],"do":[105],"not":[106],"require":[107],"arbiters.":[111],"Also,":[112],"compactness":[113],"implementation":[116,130],"enhanced":[118],"by":[119],"dedicated":[123],"FPGA":[124],"hard":[125],"macros.":[126],"A":[127],"version":[129],"an":[132],"RSA":[133],"cryptography":[134],"core":[135],"demonstrates":[136],"SCAFFI.":[140]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}