{"id":"https://openalex.org/W2109932990","doi":"https://doi.org/10.1109/iccd.2007.4601949","title":"A Study on self-timed asynchronous subthreshold logic","display_name":"A Study on self-timed asynchronous subthreshold logic","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W2109932990","doi":"https://doi.org/10.1109/iccd.2007.4601949","mag":"2109932990"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2007.4601949","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2007.4601949","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 25th International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081263472","display_name":"Niklas Lotze","orcid":"https://orcid.org/0000-0002-8021-1427"},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Niklas Lotze","raw_affiliation_strings":["Chair of Microelectronics, Department of Microsystems Engineering, University of Freiburg, Freiburg im Breisgau, Germany","Dept. of Microsyst. Eng., Freiburg Univ., Freiburg"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Microelectronics, Department of Microsystems Engineering, University of Freiburg, Freiburg im Breisgau, Germany","institution_ids":["https://openalex.org/I161046081"]},{"raw_affiliation_string":"Dept. of Microsyst. Eng., Freiburg Univ., Freiburg","institution_ids":["https://openalex.org/I161046081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034938079","display_name":"Maurits Ortmanns","orcid":"https://orcid.org/0000-0002-3547-1596"},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Maurits Ortmanns","raw_affiliation_strings":["Chair of Microelectronics, Department of Microsystems Engineering, University of Freiburg, Freiburg im Breisgau, Germany","Dept. of Microsyst. Eng., Freiburg Univ., Freiburg"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Microelectronics, Department of Microsystems Engineering, University of Freiburg, Freiburg im Breisgau, Germany","institution_ids":["https://openalex.org/I161046081"]},{"raw_affiliation_string":"Dept. of Microsyst. Eng., Freiburg Univ., Freiburg","institution_ids":["https://openalex.org/I161046081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052080512","display_name":"Yiannos Manoli","orcid":"https://orcid.org/0000-0003-2805-0539"},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Yiannos Manoli","raw_affiliation_strings":["Chair of Microelectronics, Department of Microsystems Engineering, University of Freiburg, Freiburg im Breisgau, Germany","Dept. of Microsyst. Eng., Freiburg Univ., Freiburg"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Microelectronics, Department of Microsystems Engineering, University of Freiburg, Freiburg im Breisgau, Germany","institution_ids":["https://openalex.org/I161046081"]},{"raw_affiliation_string":"Dept. of Microsyst. Eng., Freiburg Univ., Freiburg","institution_ids":["https://openalex.org/I161046081"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.8737,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.90748907,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"533","last_page":"540"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.7692241668701172},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7647134065628052},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7353677749633789},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.7224287390708923},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5828205943107605},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5303759574890137},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4565922021865845},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4314485192298889},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.424069344997406},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.42081761360168457},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4195462465286255},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3962947130203247},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2400285303592682},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19659548997879028},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15107938647270203},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.14313200116157532},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12822335958480835},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.11828383803367615},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10855284333229065},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.08333802223205566}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.7692241668701172},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7647134065628052},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7353677749633789},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.7224287390708923},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5828205943107605},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5303759574890137},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4565922021865845},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4314485192298889},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.424069344997406},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.42081761360168457},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4195462465286255},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3962947130203247},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2400285303592682},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19659548997879028},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15107938647270203},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.14313200116157532},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12822335958480835},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.11828383803367615},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10855284333229065},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.08333802223205566},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2007.4601949","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2007.4601949","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 25th International Conference on Computer Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1484446818","https://openalex.org/W1491082069","https://openalex.org/W1994873471","https://openalex.org/W2018219387","https://openalex.org/W2052771421","https://openalex.org/W2098326421","https://openalex.org/W2108454771","https://openalex.org/W2108519747","https://openalex.org/W2111372718","https://openalex.org/W2115072054","https://openalex.org/W2129109928","https://openalex.org/W2141454925","https://openalex.org/W2153317824","https://openalex.org/W2164633961","https://openalex.org/W2187244311","https://openalex.org/W3140021554","https://openalex.org/W4239145761","https://openalex.org/W6684144357"],"related_works":["https://openalex.org/W2159448561","https://openalex.org/W3023368799","https://openalex.org/W3080559572","https://openalex.org/W2130544382","https://openalex.org/W2171305391","https://openalex.org/W2067581760","https://openalex.org/W2544418033","https://openalex.org/W2104167653","https://openalex.org/W1980349267","https://openalex.org/W2372402010"],"abstract_inverted_index":{"This":[0],"paper":[1,55],"investigates":[2],"self-timed":[3,41],"asynchronous":[4,116],"design":[5],"techniques":[6,80],"for":[7,50,87,137],"subthreshold":[8,115],"digital":[9],"circuits.":[10],"In":[11,53],"this":[12,54],"voltage":[13],"range":[14],"extremely":[15,145],"high":[16],"voltage-dependent":[17],"delay":[18],"uncertainties":[19],"arise":[20],"which":[21],"make":[22],"the":[23,44,76,140],"use":[24,77],"of":[25,46,78,107,112,126],"synchronous":[26],"circuits":[27,36,117,129,131],"rather":[28],"inefficient":[29],"or":[30],"their":[31,67],"reliability":[32],"doubtful.":[33],"Delay-line":[34],"controlled":[35],"face":[37],"these":[38,58],"difficulties":[39],"with":[40,43,130],"operation":[42],"disadvantage":[45],"necessary":[47,59],"timing":[48,60,108],"margins":[49],"proper":[51],"operation.":[52],"we":[56],"discuss":[57],"overheads":[61],"and":[62,69,105,109],"present":[63],"our":[64],"approach":[65],"to":[66,71,96],"analysis":[68],"reduction":[70],"a":[72,124],"minimum":[73],"value":[74],"by":[75],"circuit":[79],"allowing":[81],"completion":[82,133],"detection.":[83],"Transistor-level":[84],"simulation":[85,106],"results":[86],"an":[88,102],"entirely":[89],"delay-adaptable":[90],"counter":[91],"under":[92],"variable":[93],"supply":[94,141],"down":[95],"200":[97],"mV":[98],"are":[99,143],"presented.":[100],"Additionally":[101],"analytical":[103],"comparison":[104],"energy":[110],"consumption":[111],"more":[113],"complex":[114],"is":[118,122,135],"shown.":[119],"The":[120],"outcome":[121],"that":[123],"combination":[125],"delay-line":[127],"based":[128],"using":[132],"detection":[134],"promising":[136],"applications":[138],"where":[139],"voltages":[142],"at":[144],"low":[146],"levels.":[147]},"counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}