{"id":"https://openalex.org/W2035607221","doi":"https://doi.org/10.1109/iccd.2007.4601920","title":"Improving the reliability of on-chip data caches under process variations","display_name":"Improving the reliability of on-chip data caches under process variations","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W2035607221","doi":"https://doi.org/10.1109/iccd.2007.4601920","mag":"2035607221"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2007.4601920","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2007.4601920","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 25th International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031436726","display_name":"Wei Wu","orcid":"https://orcid.org/0000-0003-0401-7363"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wei Wu","raw_affiliation_strings":["Dept. of Computer Science, Univ. of Calif., Riverside, 92521, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science, Univ. of Calif., Riverside, 92521, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058844682","display_name":"Sheldon X.-D. Tan","orcid":"https://orcid.org/0000-0003-2119-6869"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sheldon X.-D. Tan","raw_affiliation_strings":["Dept. of Electrical engineering, Univ. of Calif., Riverside, 92521, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical engineering, Univ. of Calif., Riverside, 92521, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101605460","display_name":"Jun Yang","orcid":"https://orcid.org/0000-0001-8372-6541"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jun Yang","raw_affiliation_strings":["ECE Department, Univ. of Pittsburgh, 15260, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Univ. of Pittsburgh, 15260, USA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113824454","display_name":"Shih\u2010Lien Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shih-Lien Lu","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR 97124, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR 97124, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5031436726"],"corresponding_institution_ids":["https://openalex.org/I103635307"],"apc_list":null,"apc_paid":null,"fwci":0.9548,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.76576404,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"325","last_page":"332"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7508673667907715},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.7503709197044373},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.648682177066803},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6218490600585938},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5775279402732849},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5456604957580566},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.48099979758262634},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4721398651599884},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38058382272720337},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.37495049834251404},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36580175161361694},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3183216452598572},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10535931587219238},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07776826620101929}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7508673667907715},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.7503709197044373},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.648682177066803},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6218490600585938},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5775279402732849},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5456604957580566},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.48099979758262634},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4721398651599884},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38058382272720337},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.37495049834251404},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36580175161361694},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3183216452598572},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10535931587219238},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07776826620101929},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iccd.2007.4601920","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2007.4601920","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 25th International Conference on Computer Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.88.4341","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.88.4341","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.engr.pitt.edu/electrical/faculty-staff/junyang/myweb/research/papers/iccd07.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.94.442","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.94.442","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ee.ucr.edu/~stan/papers/iccd07_cache.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1551263967","https://openalex.org/W1693570377","https://openalex.org/W1846979026","https://openalex.org/W2104086123","https://openalex.org/W2107493680","https://openalex.org/W2117648153","https://openalex.org/W2117738267","https://openalex.org/W2120017516","https://openalex.org/W2125890858","https://openalex.org/W2125892790","https://openalex.org/W2130342263","https://openalex.org/W2133241882","https://openalex.org/W2145905230","https://openalex.org/W2146765961","https://openalex.org/W2154857344","https://openalex.org/W2156716091","https://openalex.org/W2164813835","https://openalex.org/W2165126103","https://openalex.org/W2172181553","https://openalex.org/W4232892076","https://openalex.org/W4243134243","https://openalex.org/W4253029824","https://openalex.org/W6677413847","https://openalex.org/W6678799711","https://openalex.org/W6679367878","https://openalex.org/W6683721465"],"related_works":["https://openalex.org/W2167303720","https://openalex.org/W2549803267","https://openalex.org/W2497617944","https://openalex.org/W1563139915","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W4256652509","https://openalex.org/W2109715593","https://openalex.org/W2081416538","https://openalex.org/W2132842408"],"abstract_inverted_index":{"On-chip":[0],"caches":[1,45,82],"take":[2],"a":[3,25,117,130],"large":[4],"portion":[5],"of":[6,28,56,68,80,91,137],"the":[7,29,33,43,54,60,64,81,92,102,109,126,135,138,151,160],"chip":[8],"area.":[9],"They":[10],"are":[11],"much":[12],"more":[13,169],"vulnerable":[14],"to":[15,42,133,156],"parameter":[16],"variation":[17,105],"than":[18],"smaller":[19],"units.":[20],"As":[21],"leakage":[22,34,61],"current":[23,35],"becomes":[24],"significant":[26],"component":[27],"total":[30],"power":[31,100],"consumption,":[32],"variations":[36],"induced":[37],"thermal":[38,104,127],"and":[39,66,101,158,168],"reliability":[40,67,136],"problem":[41],"on-chip":[44,69],"become":[46],"an":[47],"important":[48],"design":[49],"concern.":[50],"This":[51],"paper":[52],"studies":[53],"impact":[55],"process":[57,77],"variations,":[58,62],"particular":[59],"on":[63,129,141,166,170],"temperature":[65,162],"caches.":[70,139],"Our":[71],"statistical":[72],"simulation":[73],"shows":[74],"that,":[75],"under":[76],"variation,":[78],"85%":[79],"see":[83],"shortened":[84],"lifetime,":[85],"with":[86],"average":[87,167],"lifetime":[88,153],"being":[89],"81.6%":[90],"ideal":[93],"cache.":[94],"At":[95],"runtime,":[96],"unevenly":[97],"distributed":[98],"dynamic":[99,118],"corresponding":[103],"would":[106],"further":[107],"deteriorate":[108],"situation.":[110],"To":[111],"mitigate":[112],"this":[113],"problem,":[114],"we":[115],"propose":[116],"cache":[119,152],"subarray":[120],"permutation":[121],"scheme":[122,148],"that":[123,146],"can":[124,149],"alleviate":[125],"stress":[128],"high-leakage":[131],"area":[132],"improve":[134],"Experiments":[140],"17":[142],"Spec2k":[143],"benchmarks":[144],"show":[145],"our":[147],"extend":[150],"by":[154,163],"up":[155],"20.3%,":[157],"reduce":[159],"peak":[161],"7":[164],"degrees":[165],"data-intensive":[171],"applications.":[172]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}