{"id":"https://openalex.org/W2115445209","doi":"https://doi.org/10.1109/iccd.2006.4380793","title":"Reduction of Crosstalk Pessimism Using Tendency Graph Approach","display_name":"Reduction of Crosstalk Pessimism Using Tendency Graph Approach","publication_year":2006,"publication_date":"2006-10-01","ids":{"openalex":"https://openalex.org/W2115445209","doi":"https://doi.org/10.1109/iccd.2006.4380793","mag":"2115445209"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2006.4380793","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2006.4380793","pdf_url":null,"source":{"id":"https://openalex.org/S4210174938","display_name":"Proceedings, IEEE International Conference on Computer Design/Proceedings - IEEE International Conference on Computer Design","issn_l":"1063-6404","issn":["1063-6404","2576-6996"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020675149","display_name":"Murthy Palla","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Murthy Palla","raw_affiliation_strings":["Future Design Systems Group, Infineon Technologies, Munich, Germany","Future Design Systems Group, Infineon Technologies AG, Munich. murthy.palla@infineon.com"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Future Design Systems Group, Infineon Technologies, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]},{"raw_affiliation_string":"Future Design Systems Group, Infineon Technologies AG, Munich. murthy.palla@infineon.com","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087893873","display_name":"Klaus Peter Koch","orcid":"https://orcid.org/0000-0003-4900-1250"},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Klaus Koch","raw_affiliation_strings":["Future Design Systems Group, Infineon Technologies, Munich, Germany","Future Design Systems Group, Infineon Technologies AG, Munich. klaus.koch@infineon.com"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Future Design Systems Group, Infineon Technologies, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]},{"raw_affiliation_string":"Future Design Systems Group, Infineon Technologies AG, Munich. klaus.koch@infineon.com","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053724324","display_name":"Jens Bargfrede","orcid":"https://orcid.org/0000-0001-5974-4790"},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jens Bargfrede","raw_affiliation_strings":["Future Design Systems Group, Infineon Technologies, Munich, Germany","Future Design Systems Group, Infineon Technologies AG, Munich. jens.bargfrede@infineon.com"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Future Design Systems Group, Infineon Technologies, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]},{"raw_affiliation_string":"Future Design Systems Group, Infineon Technologies AG, Munich. jens.bargfrede@infineon.com","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002162776","display_name":"Manfred Glesner","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Manfred Glesner","raw_affiliation_strings":["Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany","Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, glesner@mes.tu-darmstadt.de"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Institute of Microelectronic Systems, Darmstadt University of Technology, Darmstadt, glesner@mes.tu-darmstadt.de","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083499070","display_name":"W. Anheier","orcid":null},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Walter Anheier","raw_affiliation_strings":["ITEM, University of Brethemen, Bremen, Germany","ITEM, University of Bremen, Bremen, anheier@item.uni-bremen.de"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ITEM, University of Brethemen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]},{"raw_affiliation_string":"ITEM, University of Bremen, Bremen, anheier@item.uni-bremen.de","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.092,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.89924145,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3419","issue":null,"first_page":"50","last_page":"55"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.7709900736808777},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5993504524230957},{"id":"https://openalex.org/keywords/upper-and-lower-bounds","display_name":"Upper and lower bounds","score":0.534527063369751},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43262091279029846},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4282572269439697},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.24527156352996826},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21976757049560547},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15080368518829346},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14597272872924805}],"concepts":[{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.7709900736808777},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5993504524230957},{"id":"https://openalex.org/C77553402","wikidata":"https://www.wikidata.org/wiki/Q13222579","display_name":"Upper and lower bounds","level":2,"score":0.534527063369751},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43262091279029846},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4282572269439697},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.24527156352996826},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21976757049560547},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15080368518829346},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14597272872924805},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2006.4380793","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2006.4380793","pdf_url":null,"source":{"id":"https://openalex.org/S4210174938","display_name":"Proceedings, IEEE International Conference on Computer Design/Proceedings - IEEE International Conference on Computer Design","issn_l":"1063-6404","issn":["1063-6404","2576-6996"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 International Conference on Computer Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.97.7038","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.97.7038","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.iccd-conference.org/proceedings/2006/paper_193.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1537549004","https://openalex.org/W1557244636","https://openalex.org/W2068852367","https://openalex.org/W2074068637","https://openalex.org/W2118300947","https://openalex.org/W2129260045","https://openalex.org/W4301264637","https://openalex.org/W6631994384"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2622826586","https://openalex.org/W2167472940","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W4280525841"],"abstract_inverted_index":{"Accurate":[0],"estimation":[1,11],"of":[2,12,16,34,103],"worst-case":[3,14,27],"crosstalk":[4,28,42,54],"effects":[5],"is":[6,55],"critical":[7],"for":[8],"a":[9,35,90,131],"realistic":[10],"the":[13,26,32,83,100,104,110,141,144,158],"behavior":[15],"deep":[17],"sub-micron":[18],"circuits.":[19],"Crosstalk":[20],"analysis":[21],"models":[22],"usually":[23],"assume":[24],"that":[25,137],"occurs":[29],"with":[30],"all":[31],"aggressors":[33],"victim":[36],"(net":[37],"or":[38],"path)":[39],"simultaneously":[40],"inducing":[41],"even":[43],"though":[44],"this":[45,86],"may":[46],"not":[47],"be":[48],"possible":[49],"at":[50],"all.":[51],"This":[52],"overestimated":[53],"called":[56],"false":[57,66,145],"noise.":[58],"Logic":[59],"correlations":[60],"have":[61],"been":[62,120],"explored":[63],"to":[64,81,106,143],"reduce":[65],"noise":[67,146],"in":[68,122,130,150,157],"J.C.":[69],"Beck,":[70],"et":[71],"al.,":[72],"(2004),":[73],"which":[74,98],"also":[75],"used":[76],"branch":[77,112,153],"and":[78,113,124,148,154],"bound":[79,114,155],"method":[80],"solve":[82],"problem.":[84],"In":[85],"paper,":[87],"we":[88],"propose":[89],"novel":[91],"approach,":[92],"named":[93],"tendency":[94],"graph":[95],"approach":[96,118],"(TGA),":[97],"preprocesses":[99],"logic":[101],"constraints":[102],"circuit":[105,129],"drastically":[107],"speed":[108],"up":[109],"fundamental":[111],"algorithm.":[115],"The":[116],"new":[117],"has":[119],"implemented":[121],"C++":[123],"tested":[125],"on":[126],"an":[127],"industrial":[128],"current":[132],"90":[133],"nm":[134],"technology,":[135],"demonstrating":[136],"TGA":[138],"considerably":[139],"accelerates":[140],"solution":[142],"problem,":[147],"makes":[149],"many":[151],"cases":[152],"feasible":[156],"first":[159],"place.":[160]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}