{"id":"https://openalex.org/W2117148144","doi":"https://doi.org/10.1109/iccd.2004.1347978","title":"I/O clustering in design cost and performance optimization for flip-chip design","display_name":"I/O clustering in design cost and performance optimization for flip-chip design","publication_year":2004,"publication_date":"2004-11-08","ids":{"openalex":"https://openalex.org/W2117148144","doi":"https://doi.org/10.1109/iccd.2004.1347978","mag":"2117148144"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2004.1347978","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347978","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102207554","display_name":"Chen Hung-Ming","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Hung-Ming Chen","raw_affiliation_strings":["Department of Electronic Engineering, National Chiao Tung University, Hsinchu, Taiwan","Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060242298","display_name":"I.-M. Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I.-M. Liu","raw_affiliation_strings":["Cadence Design Systems, Inc., San Jose, CA, USA","Cadence Design Systems Inc., San Jose, CA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems Inc., San Jose, CA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053378706","display_name":"Martin D. F. Wong","orcid":"https://orcid.org/0000-0001-8274-9688"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.D.F. Wong","raw_affiliation_strings":["ECE Department, University of Illinois, Urbana-Champaign, Urbana-Champaign, IL, USA","[University of Illinois at Urbana-Champaign,Urbana,IL]"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of Illinois, Urbana-Champaign, Urbana-Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"[University of Illinois at Urbana-Champaign,Urbana,IL]","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002227956","display_name":"Muzhou Shao","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"Muzhou Shao","raw_affiliation_strings":["Synopsys, Inc., Mountain View, CA, USA","Synopsys, Inc. Mountain View, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys, Inc. Mountain View, CA#TAB#","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069617930","display_name":"Lida Huang","orcid":"https://orcid.org/0000-0002-2663-6221"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li-Da Huang","raw_affiliation_strings":["Texas Instruments, Inc., Austin, TX, USA","Texas Instruments, Austin, TX"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"Texas Instruments, Austin, TX","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5102207554"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.9875,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.7768989,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"562","last_page":"567"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5847417712211609},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5793332457542419},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5642890930175781},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5427827835083008},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5387445688247681},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5360183119773865},{"id":"https://openalex.org/keywords/flip-chip","display_name":"Flip chip","score":0.534201979637146},{"id":"https://openalex.org/keywords/rule-of-thumb","display_name":"Rule of thumb","score":0.5234869718551636},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.5116827487945557},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.5111051201820374},{"id":"https://openalex.org/keywords/manufacturing-cost","display_name":"Manufacturing cost","score":0.4778718054294586},{"id":"https://openalex.org/keywords/cost-reduction","display_name":"Cost reduction","score":0.4743153750896454},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.46369799971580505},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.45653921365737915},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.44148677587509155},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4391064941883087},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4146266281604767},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4119480848312378},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4078344702720642},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.33766496181488037},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33346933126449585},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3161890208721161},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.269451379776001},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.23329606652259827},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10192754864692688},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.09397178888320923}],"concepts":[{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5847417712211609},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5793332457542419},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5642890930175781},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5427827835083008},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5387445688247681},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5360183119773865},{"id":"https://openalex.org/C79072407","wikidata":"https://www.wikidata.org/wiki/Q432439","display_name":"Flip chip","level":4,"score":0.534201979637146},{"id":"https://openalex.org/C89246107","wikidata":"https://www.wikidata.org/wiki/Q1398821","display_name":"Rule of thumb","level":2,"score":0.5234869718551636},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.5116827487945557},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.5111051201820374},{"id":"https://openalex.org/C2778337023","wikidata":"https://www.wikidata.org/wiki/Q6753108","display_name":"Manufacturing cost","level":2,"score":0.4778718054294586},{"id":"https://openalex.org/C2778820799","wikidata":"https://www.wikidata.org/wiki/Q3454688","display_name":"Cost reduction","level":2,"score":0.4743153750896454},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.46369799971580505},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.45653921365737915},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.44148677587509155},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4391064941883087},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4146266281604767},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4119480848312378},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4078344702720642},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.33766496181488037},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33346933126449585},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3161890208721161},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.269451379776001},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.23329606652259827},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10192754864692688},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.09397178888320923},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C68928338","wikidata":"https://www.wikidata.org/wiki/Q131790","display_name":"Adhesive","level":3,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2004.1347978","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347978","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1500921805","https://openalex.org/W1527137186","https://openalex.org/W1572439820","https://openalex.org/W1680287565","https://openalex.org/W1841949876","https://openalex.org/W1862552898","https://openalex.org/W1889909361","https://openalex.org/W1972886645","https://openalex.org/W1977545325","https://openalex.org/W1998764027","https://openalex.org/W2103988312","https://openalex.org/W2112805885","https://openalex.org/W2120209227","https://openalex.org/W2124878724","https://openalex.org/W2127878666","https://openalex.org/W2135251648","https://openalex.org/W2138433944","https://openalex.org/W2161314156","https://openalex.org/W2163763728","https://openalex.org/W2164485329","https://openalex.org/W2171995964","https://openalex.org/W2324324554","https://openalex.org/W2752885492","https://openalex.org/W3145128584","https://openalex.org/W4213060235","https://openalex.org/W4248208757","https://openalex.org/W6680627844"],"related_works":["https://openalex.org/W2533759086","https://openalex.org/W2898647956","https://openalex.org/W2811251486","https://openalex.org/W4239401071","https://openalex.org/W2246813539","https://openalex.org/W2067224723","https://openalex.org/W2094215088","https://openalex.org/W4255973033","https://openalex.org/W1989947234","https://openalex.org/W2010236192"],"abstract_inverted_index":{"I/O":[0,15,35,43,59,87,114],"placement":[1,36,85,118],"has":[2],"always":[3],"been":[4],"a":[5,47,101],"concern":[6],"in":[7,38,126],"modern":[8],"IC":[9],"design.":[10],"Due":[11],"to":[12,64,69,79],"flip-chip":[13],"technology,":[14],"can":[16],"be":[17,62],"placed":[18],"throughout":[19],"the":[20,27,30,51,113,117,122,127,155],"whole":[21],"chip":[22],"without":[23],"long":[24],"wires":[25],"from":[26],"periphery":[28],"of":[29,34,54,116,159],"chip.":[31],"However,":[32],"because":[33],"constraints":[37],"design":[39,66,90,149,157],"cost":[40,67,91,103,150],"and":[41,56,68,93,119,145],"performance,":[42],"buffer":[44],"planning":[45],"becomes":[46],"pressing":[48],"problem.":[49],"During":[50],"early":[52],"stages":[53],"circuits":[55],"packaging":[57],"co-design,":[58],"layout":[60],"should":[61],"evaluated":[63],"optimize":[65],"avoid":[70],"product":[71],"failures.":[72],"In":[73],"this":[74],"paper,":[75],"our":[76,139],"objective":[77],"is":[78,112,121],"better":[80,142],"an":[81],"existing/initial":[82],"standard":[83],"cell":[84],"by":[86,163],"clustering,":[88],"considering":[89],"reduction":[92,151],"signal":[94],"integrity":[95],"preservation.":[96],"We":[97],"formulate":[98],"it":[99],"as":[100],"minimum":[102],"flow":[104],"problem":[105],"minimizing":[106],"/spl":[107],"alpha/W+/spl":[108],"beta/D,":[109],"where":[110],"W":[111],"wirelength":[115],"D":[120],"total":[123],"voltage":[124],"drop":[125],"power":[128],"network.":[129],"The":[130],"experimental":[131],"results":[132],"on":[133],"some":[134],"MCNC":[135],"benchmarks":[136],"show":[137],"that":[138],"method":[140],"achieves":[141],"timing":[143],"performance":[144],"averagely":[146],"over":[147],"30%":[148],"when":[152],"compared":[153],"with":[154],"conventional":[156],"rule":[158],"thumb":[160],"popularly":[161],"used":[162],"circuit":[164],"designers.":[165]},"counts_by_year":[{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}