{"id":"https://openalex.org/W1556726388","doi":"https://doi.org/10.1109/iccd.2004.1347966","title":"Combined channel segmentation and buffer insertion for routability and performance improvement of field programmable analog arrays","display_name":"Combined channel segmentation and buffer insertion for routability and performance improvement of field programmable analog arrays","publication_year":2004,"publication_date":"2004-11-08","ids":{"openalex":"https://openalex.org/W1556726388","doi":"https://doi.org/10.1109/iccd.2004.1347966","mag":"1556726388"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2004.1347966","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347966","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101788541","display_name":"Huang Hu","orcid":"https://orcid.org/0000-0003-1296-1645"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hu Huang","raw_affiliation_strings":["Department of ECE, University of Maryland, College Park, MD, USA","Dept. of ECE, Maryland Univ., College Park, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"Dept. of ECE, Maryland Univ., College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062729225","display_name":"J.B. Bernstein","orcid":"https://orcid.org/0000-0002-1878-5921"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.B. Bernstein","raw_affiliation_strings":["Department of ECE, University of Maryland, College Park, MD, USA","Dept. of ECE, Maryland Univ., College Park, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"Dept. of ECE, Maryland Univ., College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108794270","display_name":"M. Peckerar","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Peckerar","raw_affiliation_strings":["Department of ECE, University of Maryland, College Park, MD, USA","Dept. of ECE, Maryland Univ., College Park, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"Dept. of ECE, Maryland Univ., College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111940262","display_name":"Ji Luo","orcid":"https://orcid.org/0009-0009-0941-5273"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ji Luo","raw_affiliation_strings":["Department of ECE, University of Maryland, College Park, MD, USA","Dept. of ECE, Maryland Univ., College Park, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"Dept. of ECE, Maryland Univ., College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.05539312,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"490","last_page":"495"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7790448665618896},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.6545308232307434},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6481680274009705},{"id":"https://openalex.org/keywords/segmentation","display_name":"Segmentation","score":0.5733026266098022},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5215858817100525},{"id":"https://openalex.org/keywords/bipartite-graph","display_name":"Bipartite graph","score":0.5200990438461304},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.47292760014533997},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.46797019243240356},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4670597016811371},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.45505717396736145},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.43332424759864807},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4329723119735718},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.4154735803604126},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3743988275527954},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32094454765319824},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3005278408527374},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21855485439300537},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.20027509331703186},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17211192846298218},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1579740345478058},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.1357240080833435},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13341787457466125},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07178789377212524}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7790448665618896},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.6545308232307434},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6481680274009705},{"id":"https://openalex.org/C89600930","wikidata":"https://www.wikidata.org/wiki/Q1423946","display_name":"Segmentation","level":2,"score":0.5733026266098022},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5215858817100525},{"id":"https://openalex.org/C197657726","wikidata":"https://www.wikidata.org/wiki/Q174733","display_name":"Bipartite graph","level":3,"score":0.5200990438461304},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.47292760014533997},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.46797019243240356},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4670597016811371},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.45505717396736145},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.43332424759864807},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4329723119735718},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.4154735803604126},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3743988275527954},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32094454765319824},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3005278408527374},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21855485439300537},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.20027509331703186},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17211192846298218},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1579740345478058},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.1357240080833435},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13341787457466125},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07178789377212524},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2004.1347966","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347966","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W60769399","https://openalex.org/W1481987700","https://openalex.org/W2030542050","https://openalex.org/W2040514393","https://openalex.org/W2048312633","https://openalex.org/W2101662348","https://openalex.org/W2116349445","https://openalex.org/W2143244742","https://openalex.org/W3147517101","https://openalex.org/W6657930630","https://openalex.org/W6681220125"],"related_works":["https://openalex.org/W2371352078","https://openalex.org/W2953461625","https://openalex.org/W2077383796","https://openalex.org/W2080136900","https://openalex.org/W2372768926","https://openalex.org/W2097227107","https://openalex.org/W2999799752","https://openalex.org/W2054458431","https://openalex.org/W2125154666","https://openalex.org/W2108001515"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5,58,103],"combined":[6],"channel":[7],"segmentation":[8],"and":[9,44,77],"buffer":[10],"insertion":[11],"approach,":[12],"which":[13],"minimizes":[14],"the":[15,22,48,67,89,95,100,107],"number":[16,69,90,108],"of":[17,28,70,91,109],"buffers":[18,71],"inserted":[19],"while":[20,73],"satisfying":[21],"delay":[23],"constraints":[24],"for":[25],"routing":[26,34,50],"channels":[27,51],"field-programmable":[29],"analog":[30],"arrays.":[31],"A":[32],"segmented":[33],"algorithm":[35,96],"based":[36],"on":[37,106],"minimum-cost-bipartite-matching":[38],"is":[39,83],"improved":[40,75],"with":[41,102],"demand":[42],"awareness":[43],"used":[45],"to":[46,57],"evaluate":[47],"various":[49],"generated.":[52],"Experiments":[53],"show":[54],"that,":[55],"compared":[56],"sequential":[59],"segmenting-then-buffering":[60],"design,":[61],"our":[62],"approach":[63],"can":[64,97],"significantly":[65],"reduce":[66],"total":[68],"required,":[72],"achieving":[74],"routability":[76,101],"minimum":[78],"average":[79],"interconnect":[80],"delay.":[81],"It":[82],"also":[84],"shown":[85],"that":[86],"by":[87],"increasing":[88],"long":[92],"segment":[93],"appropriately,":[94],"dramatically":[98],"improve":[99],"moderate":[104],"increase":[105],"buffers.":[110]},"counts_by_year":[{"year":2020,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}