{"id":"https://openalex.org/W1549770887","doi":"https://doi.org/10.1109/iccd.2004.1347965","title":"Increasing processor performance through early register release","display_name":"Increasing processor performance through early register release","publication_year":2004,"publication_date":"2004-11-08","ids":{"openalex":"https://openalex.org/W1549770887","doi":"https://doi.org/10.1109/iccd.2004.1347965","mag":"1549770887"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2004.1347965","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347965","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052707216","display_name":"O\u011fuz Ergin","orcid":"https://orcid.org/0000-0003-2701-3787"},"institutions":[{"id":"https://openalex.org/I123946342","display_name":"Binghamton University","ror":"https://ror.org/008rmbt77","country_code":"US","type":"education","lineage":["https://openalex.org/I123946342"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"O. Ergin","raw_affiliation_strings":["Department of Computer Science, State University of New York, Binghamton, NY, USA","Dept. of Comput. Sci., State Univ. of New York, Binghamton, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, State University of New York, Binghamton, NY, USA","institution_ids":["https://openalex.org/I123946342"]},{"raw_affiliation_string":"Dept. of Comput. Sci., State Univ. of New York, Binghamton, NY, USA","institution_ids":["https://openalex.org/I123946342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022310999","display_name":"Deniz Balkan","orcid":null},"institutions":[{"id":"https://openalex.org/I123946342","display_name":"Binghamton University","ror":"https://ror.org/008rmbt77","country_code":"US","type":"education","lineage":["https://openalex.org/I123946342"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Balkan","raw_affiliation_strings":["Department of Computer Science, State University of New York, Binghamton, NY, USA","Dept. of Comput. Sci., State Univ. of New York, Binghamton, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, State University of New York, Binghamton, NY, USA","institution_ids":["https://openalex.org/I123946342"]},{"raw_affiliation_string":"Dept. of Comput. Sci., State Univ. of New York, Binghamton, NY, USA","institution_ids":["https://openalex.org/I123946342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066100959","display_name":"Dmitry Ponomarev","orcid":"https://orcid.org/0009-0006-5656-2258"},"institutions":[{"id":"https://openalex.org/I123946342","display_name":"Binghamton University","ror":"https://ror.org/008rmbt77","country_code":"US","type":"education","lineage":["https://openalex.org/I123946342"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Ponomarev","raw_affiliation_strings":["Department of Computer Science, State University of New York, Binghamton, NY, USA","Dept. of Comput. Sci., State Univ. of New York, Binghamton, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, State University of New York, Binghamton, NY, USA","institution_ids":["https://openalex.org/I123946342"]},{"raw_affiliation_string":"Dept. of Comput. Sci., State Univ. of New York, Binghamton, NY, USA","institution_ids":["https://openalex.org/I123946342"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043921638","display_name":"Kanad Ghose","orcid":"https://orcid.org/0000-0002-5509-6543"},"institutions":[{"id":"https://openalex.org/I123946342","display_name":"Binghamton University","ror":"https://ror.org/008rmbt77","country_code":"US","type":"education","lineage":["https://openalex.org/I123946342"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Ghose","raw_affiliation_strings":["Department of Computer Science, State University of New York, Binghamton, NY, USA","Dept. of Comput. Sci., State Univ. of New York, Binghamton, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, State University of New York, Binghamton, NY, USA","institution_ids":["https://openalex.org/I123946342"]},{"raw_affiliation_string":"Dept. of Comput. Sci., State Univ. of New York, Binghamton, NY, USA","institution_ids":["https://openalex.org/I123946342"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5052707216"],"corresponding_institution_ids":["https://openalex.org/I123946342"],"apc_list":null,"apc_paid":null,"fwci":4.4986,"has_fulltext":false,"cited_by_count":62,"citation_normalized_percentile":{"value":0.9419741,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"480","last_page":"487"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register","display_name":"Register (sociolinguistics)","score":0.6731910705566406},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.656564474105835},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.501270055770874},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.4775139391422272},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.44114723801612854},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.429570734500885},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4011774957180023},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2597062587738037},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.23128783702850342},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12051057815551758},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.07490172982215881},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.07394370436668396}],"concepts":[{"id":"https://openalex.org/C2779235478","wikidata":"https://www.wikidata.org/wiki/Q286576","display_name":"Register (sociolinguistics)","level":2,"score":0.6731910705566406},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.656564474105835},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.501270055770874},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.4775139391422272},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.44114723801612854},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.429570734500885},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4011774957180023},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2597062587738037},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.23128783702850342},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12051057815551758},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.07490172982215881},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.07394370436668396},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2004.1347965","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347965","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.90.8803","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.90.8803","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.binghamton.edu/~dima/iccd04.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1868432933","https://openalex.org/W2032094184","https://openalex.org/W2089363288","https://openalex.org/W2104479064","https://openalex.org/W2105808473","https://openalex.org/W2116521658","https://openalex.org/W2118896605","https://openalex.org/W2129760904","https://openalex.org/W2135270610","https://openalex.org/W2137860371","https://openalex.org/W2140348738","https://openalex.org/W2145462867","https://openalex.org/W2147098645","https://openalex.org/W2166507185","https://openalex.org/W2166908913","https://openalex.org/W3137832335","https://openalex.org/W4230455623","https://openalex.org/W4231496307","https://openalex.org/W4241271647","https://openalex.org/W4241874262","https://openalex.org/W4244169180","https://openalex.org/W4244763500","https://openalex.org/W4245021564","https://openalex.org/W4248734552","https://openalex.org/W6673006336","https://openalex.org/W6677322969","https://openalex.org/W6681947701"],"related_works":["https://openalex.org/W2224192221","https://openalex.org/W1482836228","https://openalex.org/W2356166161","https://openalex.org/W1969937427","https://openalex.org/W4281749670","https://openalex.org/W2130533867","https://openalex.org/W3144620029","https://openalex.org/W2159458033","https://openalex.org/W2014882201","https://openalex.org/W2483419948"],"abstract_inverted_index":{"Modern":[0],"superscalar":[1],"microprocessors":[2],"need":[3],"sizable":[4],"register":[5,22,52,60,67,78,88,121,140],"files":[6,23],"to":[7,19,25,134,146,152,184],"support":[8],"large":[9,21],"number":[10,28],"of":[11,29,39,50,104,118,129,172],"in-flight":[12],"instructions":[13],"for":[14,85,101,169],"exploiting":[15],"ILP.":[16],"An":[17],"alternative":[18],"building":[20],"is":[24,55,132],"use":[26,117],"smaller":[27],"registers,":[30],"but":[31],"manage":[32],"them":[33],"more":[34],"effectively.":[35],"More":[36],"efficient":[37],"management":[38,62],"registers":[40],"can":[41],"also":[42],"result":[43,181],"in":[44,182],"higher":[45],"performance":[46,186],"if":[47],"the":[48,51,57,70,74,87,91,94,102,105,109,116,137,154,165,175,192],"reduction":[49],"file":[53,61,122],"size":[54],"not":[56],"goal.":[58],"Traditional":[59],"mechanisms":[63],"deallocate":[64],"a":[65,119,125],"physical":[66],"only":[68],"when":[69],"next":[71,106],"instruction":[72,92,107],"with":[73,108,188],"same":[75,110],"destination":[76],"architectural":[77],"commits.":[79],"We":[80],"propose":[81],"two":[82],"complementary":[83],"techniques":[84,163,180],"deallocating":[86],"immediately":[89],"after":[90,157],"producing":[93],"register's":[95],"value":[96],"commits":[97],"itself,":[98],"without":[99],"waiting":[100],"commitment":[103],"destination.":[111],"Our":[112],"design":[113],"relies":[114],"on":[115,191],"checkpointed":[120],"(CRF),":[123],"where":[124],"local":[126],"shadow":[127],"copy":[128],"each":[130],"bitcell":[131],"used":[133],"temporarily":[135],"save":[136],"early":[138,170],"deallocated":[139],"values":[141],"should":[142],"they":[143],"be":[144],"needed":[145],"recover":[147],"from":[148],"branch":[149],"mispredictions":[150],"or":[151,159],"reconstruct":[153],"precise":[155],"state":[156],"exceptions":[158],"interrupts.":[160],"The":[161],"proposed":[162,167],"outperform":[164],"previously":[166],"schemes":[168],"deallocation":[171],"registers.":[173],"For":[174],"register-constrained":[176],"datapath":[177],"configurations,":[178],"our":[179],"up":[183],"35%":[185],"increase":[187,190],"23.3%":[189],"average":[193],"across":[194],"SPEC2000":[195],"benchmarks.":[196]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}