{"id":"https://openalex.org/W1497506112","doi":"https://doi.org/10.1109/iccd.2004.1347962","title":"Dynamic address compression schemes: a performance, energy, and cost study","display_name":"Dynamic address compression schemes: a performance, energy, and cost study","publication_year":2004,"publication_date":"2004-11-08","ids":{"openalex":"https://openalex.org/W1497506112","doi":"https://doi.org/10.1109/iccd.2004.1347962","mag":"1497506112"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2004.1347962","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347962","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020958052","display_name":"Jiangjiang Liu","orcid":"https://orcid.org/0009-0006-1044-0423"},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]},{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiangjiang Liu","raw_affiliation_strings":["Department of Computer Science & Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","Dept. of Comp. Sci & Eng., State Univ. of New York, Buffalo, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I57206974","https://openalex.org/I63190737"]},{"raw_affiliation_string":"Dept. of Comp. Sci & Eng., State Univ. of New York, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046074471","display_name":"K. Sundaresan","orcid":null},"institutions":[{"id":"https://openalex.org/I87216513","display_name":"Michigan State University","ror":"https://ror.org/05hs6h993","country_code":"US","type":"education","lineage":["https://openalex.org/I87216513"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Sundaresan","raw_affiliation_strings":["Department of Electrical & Computer Engineering, Michigan State University, East Lansing, MI, USA","Michigan State Univ., East Lansing#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Michigan State University, East Lansing, MI, USA","institution_ids":["https://openalex.org/I87216513"]},{"raw_affiliation_string":"Michigan State Univ., East Lansing#TAB#","institution_ids":["https://openalex.org/I87216513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108624212","display_name":"Nihar R. Mahapatra","orcid":"https://orcid.org/0000-0002-3821-3330"},"institutions":[{"id":"https://openalex.org/I87216513","display_name":"Michigan State University","ror":"https://ror.org/05hs6h993","country_code":"US","type":"education","lineage":["https://openalex.org/I87216513"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N.R. Mahapatra","raw_affiliation_strings":["Department of Electrical & Computer Engineering, Michigan State University, East Lansing, MI, USA","Michigan State Univ., East Lansing#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Michigan State University, East Lansing, MI, USA","institution_ids":["https://openalex.org/I87216513"]},{"raw_affiliation_string":"Michigan State Univ., East Lansing#TAB#","institution_ids":["https://openalex.org/I87216513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.618,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.58780325,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"tr 1 23","issue":null,"first_page":"458","last_page":"463"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7356852293014526},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.5692461729049683},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5620891451835632},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.547812283039093},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.5199150443077087},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5128872394561768},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4564014971256256},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.45566999912261963},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.4517377018928528},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4300232231616974},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4218444228172302},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16272017359733582},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13726389408111572},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12941619753837585},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12395584583282471},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09946250915527344}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7356852293014526},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.5692461729049683},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5620891451835632},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.547812283039093},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5199150443077087},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5128872394561768},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4564014971256256},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.45566999912261963},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.4517377018928528},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4300232231616974},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4218444228172302},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16272017359733582},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13726389408111572},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12941619753837585},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12395584583282471},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09946250915527344},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2004.1347962","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347962","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2100466074","https://openalex.org/W2104593972","https://openalex.org/W2107165052","https://openalex.org/W2141421397","https://openalex.org/W2154941994","https://openalex.org/W2156923685","https://openalex.org/W2171346293","https://openalex.org/W3172772885","https://openalex.org/W4232271495","https://openalex.org/W4239503669"],"related_works":["https://openalex.org/W2347486132","https://openalex.org/W2316789606","https://openalex.org/W2350340797","https://openalex.org/W4293224283","https://openalex.org/W2950501077","https://openalex.org/W2368601041","https://openalex.org/W2079984045","https://openalex.org/W2582182843","https://openalex.org/W2360060283","https://openalex.org/W1488473701"],"abstract_inverted_index":{"Dynamic":[0],"address":[1,6,12,50,109],"compression":[2,110],"schemes":[3,31],"that":[4,37,107],"exploit":[5],"locality":[7],"can":[8],"help":[9],"reduce":[10,129],"both":[11],"bus":[13,102,124,130],"energy":[14,67,103,131],"and":[15,32,44,54,73,94,128],"cost":[16],"simultaneously":[17],"with":[18,62],"only":[19,113],"a":[20,122],"small":[21,114],"performance":[22,46,92,115],"penalty.":[23],"In":[24],"this":[25],"work,":[26],"we":[27,65],"investigate":[28],"two":[29],"such":[30],"determine":[33],"their":[34],"optimal":[35],"parameters":[36],"result":[38],"in":[39,56,71,112,143],"the":[40,81,85],"highest":[41],"area/cost":[42],"reductions":[43],"least":[45],"penalty":[47],"for":[48,84,91,101,120],"various":[49],"buses":[51,70,142],"(both":[52],"on-":[53],"off-chip)":[55],"current":[57,72,144],"systems.":[58],"For":[59],"addresses":[60],"compressed":[61],"these":[63],"schemes,":[64],"study":[66,79],"reduction":[68],"of":[69],"future":[74],"nanometer":[75],"technology":[76],"nodes.":[77],"Our":[78],"uses":[80],"cycle-accurate":[82],"simulator":[83],"Alpha":[86],"21264":[87],"processor":[88],"called":[89],"sim-alpha":[90],"estimation":[93],"accurate":[95],"interconnect":[96],"models":[97],"considering":[98],"inter-wire":[99],"capacitances":[100],"estimation.":[104],"Results":[105],"show":[106],"using":[108],"results":[111],"overheads":[116],"(less":[117],"than":[118],"1%":[119],"compressing":[121],"38-bit":[123],"to":[125,140],"14":[126],"bits)":[127],"dissipation":[132],"by":[133],"as":[134,136],"much":[135],"13%":[137],"when":[138],"applied":[139],"on-chip":[141],"technologies.":[145]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}