{"id":"https://openalex.org/W1559982914","doi":"https://doi.org/10.1109/iccd.2004.1347955","title":"Generating monitor circuits for simulation-friendly GSTE assertion graphs","display_name":"Generating monitor circuits for simulation-friendly GSTE assertion graphs","publication_year":2004,"publication_date":"2004-11-08","ids":{"openalex":"https://openalex.org/W1559982914","doi":"https://doi.org/10.1109/iccd.2004.1347955","mag":"1559982914"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2004.1347955","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347955","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025505491","display_name":"Kelvin Ng","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"K. Ng","raw_affiliation_strings":["Department of Computer Science, University of Bristol, Canada","Dept. of Comput. Sci., British Columbia Univ., Vancouver, BC, Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Bristol, Canada","institution_ids":[]},{"raw_affiliation_string":"Dept. of Comput. Sci., British Columbia Univ., Vancouver, BC, Canada#TAB#","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050411743","display_name":"Alan J. Hu","orcid":"https://orcid.org/0000-0002-4276-0169"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"A.J. Hu","raw_affiliation_strings":["Department of Computer Science, University of Bristol, Canada","Dept. of Comput. Sci., British Columbia Univ., Vancouver, BC, Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Bristol, Canada","institution_ids":[]},{"raw_affiliation_string":"Dept. of Comput. Sci., British Columbia Univ., Vancouver, BC, Canada#TAB#","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052037169","display_name":"Jin Yang","orcid":"https://orcid.org/0000-0002-4372-926X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Jin Yang","raw_affiliation_strings":["Strategic CAD Laboratory, Intel Corporation, USA","Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Strategic CAD Laboratory, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"2517","issue":null,"first_page":"409","last_page":"416"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8155975341796875},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.6816174983978271},{"id":"https://openalex.org/keywords/symbolic-execution","display_name":"Symbolic execution","score":0.5749101638793945},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.5580054521560669},{"id":"https://openalex.org/keywords/symbolic-trajectory-evaluation","display_name":"Symbolic trajectory evaluation","score":0.520098090171814},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.5102167129516602},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.4849162697792053},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.4801161289215088},{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.4645084738731384},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4466340243816376},{"id":"https://openalex.org/keywords/formal-specification","display_name":"Formal specification","score":0.4364674687385559},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.43196019530296326},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.42424216866493225},{"id":"https://openalex.org/keywords/semantics","display_name":"Semantics (computer science)","score":0.41889050602912903},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.41278719902038574},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36829763650894165},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.32531917095184326},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.18269169330596924}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8155975341796875},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.6816174983978271},{"id":"https://openalex.org/C2779639559","wikidata":"https://www.wikidata.org/wiki/Q7661178","display_name":"Symbolic execution","level":3,"score":0.5749101638793945},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.5580054521560669},{"id":"https://openalex.org/C23123167","wikidata":"https://www.wikidata.org/wiki/Q7661193","display_name":"Symbolic trajectory evaluation","level":3,"score":0.520098090171814},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.5102167129516602},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.4849162697792053},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.4801161289215088},{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.4645084738731384},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4466340243816376},{"id":"https://openalex.org/C116253237","wikidata":"https://www.wikidata.org/wiki/Q1437424","display_name":"Formal specification","level":2,"score":0.4364674687385559},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.43196019530296326},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.42424216866493225},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.41889050602912903},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.41278719902038574},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36829763650894165},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.32531917095184326},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.18269169330596924},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2004.1347955","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347955","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1501731334","https://openalex.org/W1521761735","https://openalex.org/W1547263332","https://openalex.org/W1561115693","https://openalex.org/W1590315663","https://openalex.org/W1593428110","https://openalex.org/W1605593319","https://openalex.org/W1866896089","https://openalex.org/W2019881090","https://openalex.org/W2082867148","https://openalex.org/W2107462281","https://openalex.org/W2112134383","https://openalex.org/W2114585211","https://openalex.org/W2118325845","https://openalex.org/W2135655782","https://openalex.org/W2143388350","https://openalex.org/W2154967452","https://openalex.org/W2166606799","https://openalex.org/W2171700293","https://openalex.org/W4230169210","https://openalex.org/W4238131235","https://openalex.org/W4250061467","https://openalex.org/W6655221434","https://openalex.org/W6676849845","https://openalex.org/W6676958404","https://openalex.org/W6682437978","https://openalex.org/W6720552070"],"related_works":["https://openalex.org/W3036403349","https://openalex.org/W2392047570","https://openalex.org/W2035244079","https://openalex.org/W4205300843","https://openalex.org/W2361881307","https://openalex.org/W4301348901","https://openalex.org/W2350806125","https://openalex.org/W2325633191","https://openalex.org/W3155012083","https://openalex.org/W2059150015"],"abstract_inverted_index":{"Formal":[0],"and":[1,28,60,85,104,167],"dynamic":[2,29,142],"(simulation,":[3],"emulation,":[4],"etc.)":[5],"verification":[6,55,83,127],"techniques":[7],"are":[8],"both":[9,26],"needed":[10],"to":[11,110],"deal":[12],"with":[13,25,31],"the":[14,20,32,42,68,80,113,119,125,140],"overall":[15],"challenge":[16],"of":[17,101],"verification.":[18,143],"Ideally,":[19],"same":[21,33],"specification/testbench":[22],"would":[23],"work":[24],"formal":[27,54,82,126],"techniques,":[30],"semantics":[34],"in":[35],"both.":[36],"Unfortunately,":[37],"this":[38,94],"is":[39,51,152,165],"typically":[40],"not":[41,183],"case.":[43],"In":[44,93],"particular,":[45],"generalized":[46],"symbolic":[47],"trajectory":[48],"evaluation":[49],"(GSTE)":[50],"a":[52,98,176],"powerful":[53],"technique":[56],"developed":[57],"by":[58],"Intel":[59],"successfully":[61],"used":[62],"on":[63,74],"next-generation":[64],"microprocessor":[65],"designs,":[66],"but":[67],"specification":[69,150],"formalism":[70],"for":[71,139,155],"GSTE":[72,102,116,121,159],"relies":[73],"\"symbolic":[75],"constants\",":[76],"which":[77],"intrinsically":[78],"exploit":[79],"underlying":[81],"engine":[84],"cannot":[86],"be":[87],"reasonably":[88],"handled":[89],"via":[90],"non-symbolic":[91,135],"means.":[92],"paper,":[95],"we":[96,105],"propose":[97],"modified":[99],"version":[100],"specifications,":[103,160],"present":[106],"efficient,":[107],"automatic":[108],"constructions":[109],"convert":[111],"from":[112],"new":[114],"simulation-friendly":[115,149],"specifications":[117,122],"into":[118,133],"conventional":[120,141],"(to":[123],"access":[124],"tool":[128],"flow)":[129],"as":[130,132],"well":[131],"completely":[134],"monitor":[136,163,170,179],"circuits":[137],"suitable":[138],"We":[144],"demonstrate":[145],"empirically":[146],"that":[147,161,168,181],"our":[148,162,169],"style":[151],"expressive":[153],"enough":[154],"almost":[156],"all":[157],"real":[158],"construction":[164,171,180],"linear-size,":[166],"imposes":[172],"minimal":[173],"overhead":[174],"over":[175],"previously":[177],"published":[178],"was":[182],"fully":[184],"non-symbolic.":[185]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}