{"id":"https://openalex.org/W1482876088","doi":"https://doi.org/10.1109/iccd.2004.1347948","title":"Exploiting quiescent states in register lifetime","display_name":"Exploiting quiescent states in register lifetime","publication_year":2004,"publication_date":"2004-11-08","ids":{"openalex":"https://openalex.org/W1482876088","doi":"https://doi.org/10.1109/iccd.2004.1347948","mag":"1482876088"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2004.1347948","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347948","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048592666","display_name":"R. Sangireddy","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Sangireddy","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas, Dallas, Richardson, TX, USA","Dept. of Electr. Eng., Texas Univ., Richardson, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas, Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Texas Univ., Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087267932","display_name":"Arun K. Somani","orcid":"https://orcid.org/0000-0002-6248-4376"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.K. Somani","raw_affiliation_strings":["Department of Electrical & Computer Engineering, Iowa State University, Ames, IA, USA","Iowa State University Ames,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Iowa State University, Ames, IA, USA","institution_ids":["https://openalex.org/I173911158"]},{"raw_affiliation_string":"Iowa State University Ames,","institution_ids":["https://openalex.org/I173911158"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.206,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.34186512,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"368","last_page":"374"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.9722303152084351},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8158015012741089},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.7853696346282959},{"id":"https://openalex.org/keywords/register","display_name":"Register (sociolinguistics)","score":0.6127955913543701},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.5595377683639526},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5019185543060303},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4871370494365692},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.42433488368988037},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.33246320486068726},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.18891173601150513},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.12978610396385193},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.11212381720542908},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.09950721263885498},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.08816578984260559},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.05815431475639343}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.9722303152084351},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8158015012741089},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.7853696346282959},{"id":"https://openalex.org/C2779235478","wikidata":"https://www.wikidata.org/wiki/Q286576","display_name":"Register (sociolinguistics)","level":2,"score":0.6127955913543701},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.5595377683639526},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5019185543060303},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4871370494365692},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.42433488368988037},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33246320486068726},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.18891173601150513},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.12978610396385193},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.11212381720542908},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.09950721263885498},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.08816578984260559},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.05815431475639343},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2004.1347948","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347948","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.520.7556","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.520.7556","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ecpe.ee.iastate.edu/dcnl/Publications/docs/Conf-Pub/DCNL-CA-2004-410.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1562342676","https://openalex.org/W1949410241","https://openalex.org/W1958832185","https://openalex.org/W2032094184","https://openalex.org/W2089363288","https://openalex.org/W2108616660","https://openalex.org/W2110263160","https://openalex.org/W2129760904","https://openalex.org/W2137860371","https://openalex.org/W2138351227","https://openalex.org/W2154433299","https://openalex.org/W2161864047","https://openalex.org/W2296196062","https://openalex.org/W4241874262","https://openalex.org/W4244495268","https://openalex.org/W4245021564","https://openalex.org/W6633566297","https://openalex.org/W6673006336"],"related_works":["https://openalex.org/W2159458033","https://openalex.org/W2224192221","https://openalex.org/W1967889241","https://openalex.org/W2111377238","https://openalex.org/W2161297616","https://openalex.org/W3117494601","https://openalex.org/W4247209662","https://openalex.org/W2195435904","https://openalex.org/W2148662141","https://openalex.org/W2159389028"],"abstract_inverted_index":{"Large":[0],"register":[1,29,42,55,59,71,76,83,92,103],"file":[2,60,84,93],"with":[3,7],"multiple":[4],"ports,":[5],"but":[6],"a":[8,13,17,25,40,53,57,69,74,89],"minimal":[9],"access":[10,77,104],"time,":[11],"is":[12,43],"critical":[14],"component":[15],"in":[16,68,94,114],"superscalar":[18,99],"processor.":[19],"Analysis":[20],"of":[21,24,80],"the":[22,38,81,102,112],"lifetime":[23],"logical":[26],"to":[27,88,107],"physical":[28,41],"mapping":[30],"reveals":[31],"that":[32,62],"there":[33],"are":[34],"long":[35,65],"latencies":[36],"between":[37],"times":[39],"allocated,":[44],"consumed,":[45],"and":[46,73,121,125],"released.":[47],"In":[48],"this":[49],"paper,":[50],"we":[51],"propose":[52],"TriBank":[54,82],"file,":[56],"novel":[58],"organization":[61],"exploits":[63],"such":[64],"latencies,":[66],"resulting":[67],"larger":[70],"bandwidth":[72],"smaller":[75],"time.":[78],"Implementation":[79],"organization,":[85],"as":[86],"compared":[87],"conventional":[90],"monolithic":[91],"an":[95],"8-wide":[96],"out-of-order":[97],"issue":[98],"processor":[100],"reduced":[101],"time":[105],"up":[106],"34%,":[108],"even":[109],"while":[110],"enhancing":[111],"throughput":[113],"instructions":[115],"per":[116],"cycle":[117],"(IPC)":[118],"by":[119],"3%":[120],"14%,":[122],"for":[123],"SpecInt2000":[124],"SpecFP2000,":[126],"respectively.":[127]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}