{"id":"https://openalex.org/W1509495997","doi":"https://doi.org/10.1109/iccd.2004.1347945","title":"Layout driven optimization of datapath circuits using arithmetic reasoning","display_name":"Layout driven optimization of datapath circuits using arithmetic reasoning","publication_year":2004,"publication_date":"2004-11-08","ids":{"openalex":"https://openalex.org/W1509495997","doi":"https://doi.org/10.1109/iccd.2004.1347945","mag":"1509495997"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2004.1347945","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347945","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087480909","display_name":"I. Neumann","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"I. Neumann","raw_affiliation_strings":["Department of Electrical and Computer Engineering Electronic Design Automation Group, University of Kaiserslautern, Germany","Dept. of Electr. & Comput. Eng., Kaiserslautern Univ., Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering Electronic Design Automation Group, University of Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Kaiserslautern Univ., Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047920654","display_name":"Dominik Stoffel","orcid":"https://orcid.org/0000-0002-8180-9738"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"D. Stoffel","raw_affiliation_strings":["Department of Electrical and Computer Engineering Electronic Design Automation Group, University of Kaiserslautern, Germany","Dept. of Electr. & Comput. Eng., Kaiserslautern Univ., Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering Electronic Design Automation Group, University of Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Kaiserslautern Univ., Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054257737","display_name":"K. Sulimma","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"K. Sulimma","raw_affiliation_strings":["Department of Electrical and Computer Engineering Electronic Design Automation Group, University of Kaiserslautern, Germany","Dept. of Electr. & Comput. Eng., Kaiserslautern Univ., Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering Electronic Design Automation Group, University of Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Kaiserslautern Univ., Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073997222","display_name":"M.R.C.M. Berkelaar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Berkelaar","raw_affiliation_strings":["Magma Design-Automation, Inc., Cupertino, CA, USA","Magma Design Autom. Inc., Cupertino, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Magma Design-Automation, Inc., Cupertino, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Magma Design Autom. Inc., Cupertino, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066184879","display_name":"Wolfgang Kunz","orcid":"https://orcid.org/0000-0002-6612-2946"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"W. Kunz","raw_affiliation_strings":["Department of Electrical and Computer Engineering Electronic Design Automation Group, University of Kaiserslautern, Germany","University of Kaiserslautern/Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering Electronic Design Automation Group, University of Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]},{"raw_affiliation_string":"University of Kaiserslautern/Germany#TAB#","institution_ids":["https://openalex.org/I153267046"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8273,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66913358,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"50","issue":null,"first_page":"350","last_page":"353"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9603200554847717},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.7366493344306946},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6714859008789062},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.5832791328430176},{"id":"https://openalex.org/keywords/arbitrary-precision-arithmetic","display_name":"Arbitrary-precision arithmetic","score":0.5406768321990967},{"id":"https://openalex.org/keywords/saturation-arithmetic","display_name":"Saturation arithmetic","score":0.5294674634933472},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.49673086404800415},{"id":"https://openalex.org/keywords/formalism","display_name":"Formalism (music)","score":0.4585428535938263},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4549637734889984},{"id":"https://openalex.org/keywords/arithmetic-circuit-complexity","display_name":"Arithmetic circuit complexity","score":0.4466804563999176},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42776668071746826},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3571115732192993},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3386497497558594},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3110388517379761},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.30973711609840393},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3077392578125},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2338520884513855},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08668923377990723}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9603200554847717},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.7366493344306946},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6714859008789062},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.5832791328430176},{"id":"https://openalex.org/C83581934","wikidata":"https://www.wikidata.org/wiki/Q527381","display_name":"Arbitrary-precision arithmetic","level":2,"score":0.5406768321990967},{"id":"https://openalex.org/C182775192","wikidata":"https://www.wikidata.org/wiki/Q913725","display_name":"Saturation arithmetic","level":3,"score":0.5294674634933472},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.49673086404800415},{"id":"https://openalex.org/C73301696","wikidata":"https://www.wikidata.org/wiki/Q5469984","display_name":"Formalism (music)","level":3,"score":0.4585428535938263},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4549637734889984},{"id":"https://openalex.org/C155920423","wikidata":"https://www.wikidata.org/wiki/Q4791120","display_name":"Arithmetic circuit complexity","level":3,"score":0.4466804563999176},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42776668071746826},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3571115732192993},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3386497497558594},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3110388517379761},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.30973711609840393},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3077392578125},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2338520884513855},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08668923377990723},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C558565934","wikidata":"https://www.wikidata.org/wiki/Q2743","display_name":"Musical","level":2,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2004.1347945","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347945","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1509495997","https://openalex.org/W1578592046","https://openalex.org/W2038638586","https://openalex.org/W2057339729","https://openalex.org/W2071529508","https://openalex.org/W2093513607","https://openalex.org/W2104073252","https://openalex.org/W2120655977","https://openalex.org/W2121494045","https://openalex.org/W2128027813","https://openalex.org/W2131861297","https://openalex.org/W2146044403","https://openalex.org/W2154098113","https://openalex.org/W2164154623","https://openalex.org/W2164897963","https://openalex.org/W2165972132","https://openalex.org/W4231151455","https://openalex.org/W4231903556","https://openalex.org/W4233403045","https://openalex.org/W6665042886","https://openalex.org/W6678075179"],"related_works":["https://openalex.org/W1675009181","https://openalex.org/W1977231030","https://openalex.org/W1957012439","https://openalex.org/W228100977","https://openalex.org/W2785487986","https://openalex.org/W2587234873","https://openalex.org/W2397504591","https://openalex.org/W1584008964","https://openalex.org/W2165108299","https://openalex.org/W1509495997"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,63,107],"new":[4],"formalism":[5],"for":[6,58,84],"layout-driven":[7],"optimization":[8,82],"of":[9,21,41,121],"datapaths.":[10],"It":[11,61,87],"is":[12,62],"based":[13],"on":[14,76],"preserving":[15],"an":[16,81],"arithmetic":[17,23,31,39,46,115],"bit":[18,32],"level":[19,33],"representation":[20,65],"the":[22,38,42],"circuit":[24,50],"portions":[25],"throughout":[26],"various":[27],"design":[28,73,99],"stages.":[29,100],"The":[30],"description":[34],"takes":[35,88],"into":[36,71,91,106],"account":[37,92],"nature":[40],"datapath":[43],"and":[44,93],"facilitates":[45],"reasoning":[47],"to":[48,56,123],"identify":[49],"transformations":[51],"that":[52,67],"are":[53],"too":[54],"complex":[55,114],"derive":[57],"Boolean":[59],"reasoning.":[60],"bit-level":[64],"so":[66],"it":[68],"integrates":[69],"well":[70],"standard":[72],"flows.":[74],"Based":[75],"this":[77],"representation,":[78],"we":[79,117],"developed":[80],"algorithm":[83],"cycle":[85],"time.":[86],"interconnect":[89],"delay":[90],"can":[94],"be":[95],"applied":[96],"at":[97],"late":[98],"A":[101],"prototype":[102],"has":[103],"been":[104],"integrated":[105],"commercial":[108],"EDA":[109],"environment.":[110],"For":[111],"circuits":[112],"implementing":[113],"expressions":[116],"achieved":[118],"performance":[119],"improvements":[120],"up":[122],"32%.":[124]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}