{"id":"https://openalex.org/W1598283091","doi":"https://doi.org/10.1109/iccd.2004.1347928","title":"Best of both latency and throughput","display_name":"Best of both latency and throughput","publication_year":2004,"publication_date":"2004-11-08","ids":{"openalex":"https://openalex.org/W1598283091","doi":"https://doi.org/10.1109/iccd.2004.1347928","mag":"1598283091"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2004.1347928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347928","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081652233","display_name":"Ed Grochowski","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E. Grochowski","raw_affiliation_strings":["Intel Cornoration, INTEL, Research Laboratory, Santa Clara, CA, USA","Intel Labs, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Cornoration, INTEL, Research Laboratory, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043586560","display_name":"Ronny Ronen","orcid":"https://orcid.org/0000-0002-0341-284X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL","US"],"is_corresponding":false,"raw_author_name":"R. Ronen","raw_affiliation_strings":["MTM Scientific Industries Center, Intel Israel Limited, Haifa, Israel","[Intel, Israel]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MTM Scientific Industries Center, Intel Israel Limited, Haifa, Israel","institution_ids":["https://openalex.org/I4210104622"]},{"raw_affiliation_string":"[Intel, Israel]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007315039","display_name":"John Paul Shen","orcid":"https://orcid.org/0000-0003-4588-2775"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Shen","raw_affiliation_strings":["Intel Cornoration, INTEL, Research Laboratory, Santa Clara, CA, USA","Intel Labs Santa Clara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Cornoration, INTEL, Research Laboratory, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100369619","display_name":"Hong Wang","orcid":"https://orcid.org/0000-0002-9876-0176"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hong Wang","raw_affiliation_strings":["Intel Cornoration, INTEL, Research Laboratory, Santa Clara, CA, USA","Intel Labs Santa Clara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Cornoration, INTEL, Research Laboratory, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.3559,"has_fulltext":false,"cited_by_count":138,"citation_normalized_percentile":{"value":0.96950812,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"236","last_page":"243"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.803337037563324},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.7783185243606567},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.728534460067749},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5943431854248047},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5314905643463135},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.5108818411827087},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.509760320186615},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4938090741634369},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.49016913771629333},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.488386332988739},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4574737548828125},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4227645695209503},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38528746366500854},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1449161171913147},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.14328822493553162},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09733596444129944},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08561357855796814},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07601186633110046}],"concepts":[{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.803337037563324},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.7783185243606567},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.728534460067749},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5943431854248047},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5314905643463135},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5108818411827087},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.509760320186615},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4938090741634369},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.49016913771629333},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.488386332988739},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4574737548828125},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4227645695209503},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38528746366500854},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1449161171913147},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.14328822493553162},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09733596444129944},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08561357855796814},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07601186633110046},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2004.1347928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347928","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W2000600107","https://openalex.org/W2009470771","https://openalex.org/W2013129990","https://openalex.org/W2056576290","https://openalex.org/W2092046981","https://openalex.org/W2098228187","https://openalex.org/W2101308451","https://openalex.org/W2104753817","https://openalex.org/W2107241550","https://openalex.org/W2112085716","https://openalex.org/W2114421447","https://openalex.org/W2120951490","https://openalex.org/W2130261923","https://openalex.org/W2134270889","https://openalex.org/W2134872659","https://openalex.org/W2135183949","https://openalex.org/W2140843400","https://openalex.org/W2145071646","https://openalex.org/W2146600058","https://openalex.org/W2147943147","https://openalex.org/W2155097923","https://openalex.org/W2155119470","https://openalex.org/W2156174665","https://openalex.org/W2174102096","https://openalex.org/W3144124576","https://openalex.org/W3148484433","https://openalex.org/W4229855890","https://openalex.org/W4231178640","https://openalex.org/W4236892585","https://openalex.org/W4239314300","https://openalex.org/W4245631385","https://openalex.org/W4247264372","https://openalex.org/W4250692521","https://openalex.org/W4252854535","https://openalex.org/W6793277613"],"related_works":["https://openalex.org/W2374902472","https://openalex.org/W2170132667","https://openalex.org/W2482815832","https://openalex.org/W2294358097","https://openalex.org/W2326041751","https://openalex.org/W1993191611","https://openalex.org/W2189498595","https://openalex.org/W2154351074","https://openalex.org/W2151223307","https://openalex.org/W1999755551"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,18,36,46,52,75,96],"tradeoff":[4],"between":[5],"latency":[6,24,110],"performance":[7,10,25,31,111],"and":[8,70,84,92,112],"throughput":[9,30,114],"in":[11,51],"a":[12,87,102],"power-constrained":[13],"environment.":[14],"We":[15,54,73],"show":[16],"that":[17,86,105],"key":[19],"to":[20,33,41,45,100],"achieving":[21,59],"both":[22,108],"excellent":[23,29,109,113],"as":[26,28],"well":[27],"is":[32],"dynamically":[34],"vary":[35],"amount":[37,47],"of":[38,48,78,89],"energy":[39,61],"expended":[40],"process":[42],"instructions":[43],"according":[44],"parallelism":[49],"available":[50],"software.":[53],"survey":[55],"four":[56],"techniques":[57],"for":[58],"variable":[60],"per":[62],"instruction:":[63],"voltage/frequency":[64,93],"scaling,":[65],"asymmetric":[66,90],"cores,":[67,69],"variable-size":[68],"speculation":[71],"control.":[72],"estimate":[74],"potential":[76],"range":[77],"energies":[79],"obtainable":[80],"by":[81],"each":[82],"technique":[83],"conclude":[85],"combination":[88],"cores":[91],"scaling":[94],"offers":[95],"most":[97],"promising":[98],"approach":[99],"design":[101],"chip-level":[103],"multiprocessor":[104],"can":[106],"achieve":[107],"performance.":[115]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":11},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":11},{"year":2013,"cited_by_count":13},{"year":2012,"cited_by_count":11}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}