{"id":"https://openalex.org/W1498604428","doi":"https://doi.org/10.1109/iccd.2004.1347924","title":"Xtalkdelay: a crosstalk-aware timing analysis tool for chip-level designs","display_name":"Xtalkdelay: a crosstalk-aware timing analysis tool for chip-level designs","publication_year":2004,"publication_date":"2004-11-08","ids":{"openalex":"https://openalex.org/W1498604428","doi":"https://doi.org/10.1109/iccd.2004.1347924","mag":"1498604428"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2004.1347924","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347924","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100413684","display_name":"Yinghua Li","orcid":"https://orcid.org/0000-0003-1390-0393"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yinghua Li","raw_affiliation_strings":["University of California Berkeley, Berkeley, CA, USA","California Univ., Berkeley, CA USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"California Univ., Berkeley, CA USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087632312","display_name":"Rajeev Murgai","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094759","display_name":"Fujitsu (United States)","ror":"https://ror.org/0073whr05","country_code":"US","type":"company","lineage":["https://openalex.org/I2252096349","https://openalex.org/I4210094759"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Murgai","raw_affiliation_strings":["Fujitsu Laboratories of America, Inc., Sunnyvale, CA, USA","Fujitsu Laboratories of America Inc., Sunnyvale, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories of America, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210094759"]},{"raw_affiliation_string":"Fujitsu Laboratories of America Inc., Sunnyvale, CA","institution_ids":["https://openalex.org/I4210094759"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016507014","display_name":"T. Miyoshi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094759","display_name":"Fujitsu (United States)","ror":"https://ror.org/0073whr05","country_code":"US","type":"company","lineage":["https://openalex.org/I2252096349","https://openalex.org/I4210094759"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Miyoshi","raw_affiliation_strings":["Fujitsu Laboratories of America, Inc., Sunnyvale, CA, USA","Fujitsu Laboratories of America Inc., Sunnyvale, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories of America, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210094759"]},{"raw_affiliation_string":"Fujitsu Laboratories of America Inc., Sunnyvale, CA","institution_ids":["https://openalex.org/I4210094759"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101441671","display_name":"Ankita Verma","orcid":"https://orcid.org/0000-0002-1416-8264"},"institutions":[{"id":"https://openalex.org/I4210093497","display_name":"Amdocs (United States)","ror":"https://ror.org/004nr3476","country_code":"US","type":"company","lineage":["https://openalex.org/I4210093497"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Verma","raw_affiliation_strings":["Amdocs, San Jose, CA, USA","Amdocs, San Jose, CA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Amdocs, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210093497"]},{"raw_affiliation_string":"Amdocs, San Jose, CA#TAB#","institution_ids":["https://openalex.org/I4210093497"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"208","last_page":"215"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.7718633413314819},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.6984915733337402},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6775604486465454},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6732986569404602},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5862526893615723},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5442284941673279},{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.5308590531349182},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5187656879425049},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.48982569575309753},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4263148307800293},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4029277563095093},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39395344257354736},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38243624567985535},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2775261402130127},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20128008723258972},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1882818341255188},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07915547490119934}],"concepts":[{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.7718633413314819},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.6984915733337402},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6775604486465454},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6732986569404602},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5862526893615723},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5442284941673279},{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.5308590531349182},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5187656879425049},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.48982569575309753},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4263148307800293},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4029277563095093},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39395344257354736},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38243624567985535},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2775261402130127},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20128008723258972},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1882818341255188},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07915547490119934},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2004.1347924","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347924","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1556480701","https://openalex.org/W2041803064","https://openalex.org/W2097811636","https://openalex.org/W2099645640","https://openalex.org/W2102075362","https://openalex.org/W2112195488","https://openalex.org/W2121029664","https://openalex.org/W2121626067","https://openalex.org/W2122590299","https://openalex.org/W2122608783","https://openalex.org/W2133224839","https://openalex.org/W2136022462","https://openalex.org/W2139926059","https://openalex.org/W2147031027","https://openalex.org/W2154144231","https://openalex.org/W2161619889","https://openalex.org/W2162523242","https://openalex.org/W2163626738","https://openalex.org/W3147005706","https://openalex.org/W4240153331","https://openalex.org/W6675143238","https://openalex.org/W6675181999","https://openalex.org/W6822112853"],"related_works":["https://openalex.org/W4235807419","https://openalex.org/W2144633290","https://openalex.org/W2550704533","https://openalex.org/W2890026549","https://openalex.org/W2827496155","https://openalex.org/W2885948601","https://openalex.org/W2170939617","https://openalex.org/W4238069778","https://openalex.org/W4255141013","https://openalex.org/W2116743537"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"XTalkDelay,":[3],"an":[4],"industrial-strength":[5],"methodology":[6],"and":[7,47,49,59,67,74],"tool":[8],"for":[9,45,64,77],"measuring":[10],"the":[11,40,82],"impact":[12],"of":[13,17,25,42,86],"crosstalk":[14],"on":[15,94],"delays":[16],"paths":[18],"in":[19],"a":[20,54],"design.":[21],"The":[22],"main":[23],"cornerstone":[24],"XTalkDelay":[26,52,89],"methodology,":[27],"vis-a-vis":[28],"other":[29],"approaches,":[30],"is":[31],"its":[32],"high":[33],"delay":[34,78],"computation":[35,79],"accuracy.":[36],"It":[37],"deliberately":[38],"avoids":[39],"use":[41],"approximate":[43],"models":[44],"cells":[46],"nets":[48,66],"interconnect":[50],"reductions.":[51],"employs":[53],"path-based":[55],"approach;":[56],"uses":[57,70],"detailed":[58],"accurately":[60],"distributed":[61],"RC":[62],"parasitics":[63],"critical":[65],"their":[68],"aggressors;":[69],"BSIM3-accurate":[71],"gate":[72],"models;":[73],"invokes":[75],"HSPICE":[76],"using":[80],"only":[81],"minimum":[83],"required":[84],"set":[85],"input":[87],"patterns.":[88],"has":[90],"been":[91],"successfully":[92],"applied":[93],"two":[95],"industrial":[96],"designs.":[97]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}