{"id":"https://openalex.org/W1550799777","doi":"https://doi.org/10.1109/iccd.2004.1347918","title":"Network-on-chip: the intelligence is in the wire","display_name":"Network-on-chip: the intelligence is in the wire","publication_year":2004,"publication_date":"2004-11-08","ids":{"openalex":"https://openalex.org/W1550799777","doi":"https://doi.org/10.1109/iccd.2004.1347918","mag":"1550799777"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2004.1347918","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347918","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089882598","display_name":"G\u00e9rard Mas","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"G. Mas","raw_affiliation_strings":["STMicroelectronics, Crolles, France","STMicroelectron., Crolles, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"STMicroelectron., Crolles, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109715296","display_name":"P. Martin","orcid":null},"institutions":[{"id":"https://openalex.org/I303825175","display_name":"Artelia (France)","ror":"https://ror.org/00x2yxc55","country_code":"FR","type":"company","lineage":["https://openalex.org/I303825175"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P. Martin","raw_affiliation_strings":["Arteris, Guyancourt, France","Arteris, France#TAB#"],"affiliations":[{"raw_affiliation_string":"Arteris, Guyancourt, France","institution_ids":[]},{"raw_affiliation_string":"Arteris, France#TAB#","institution_ids":["https://openalex.org/I303825175"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5089882598"],"corresponding_institution_ids":["https://openalex.org/I4210104693"],"apc_list":null,"apc_paid":null,"fwci":0.4981,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.71619744,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"174","last_page":"177"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.733369767665863},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6845400333404541},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6558689475059509},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6194467544555664},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6111093163490295},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5938312411308289},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5747066736221313},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.564566969871521},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.506834089756012},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4637748599052429},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4481467604637146},{"id":"https://openalex.org/keywords/network-interface","display_name":"Network interface","score":0.43036454916000366},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.22432485222816467},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.18286487460136414}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.733369767665863},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6845400333404541},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6558689475059509},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6194467544555664},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6111093163490295},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5938312411308289},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5747066736221313},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.564566969871521},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.506834089756012},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4637748599052429},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4481467604637146},{"id":"https://openalex.org/C103987645","wikidata":"https://www.wikidata.org/wiki/Q985806","display_name":"Network interface","level":3,"score":0.43036454916000366},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.22432485222816467},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.18286487460136414},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2004.1347918","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347918","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.452.1567","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.452.1567","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://pdf.aminer.org/000/286/487/network_on_chip_the_intelligence_is_in_the_wire.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5799999833106995,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1548168045","https://openalex.org/W2011403724","https://openalex.org/W2109195389","https://openalex.org/W2117085887","https://openalex.org/W2123184444","https://openalex.org/W2160642395","https://openalex.org/W2170358829","https://openalex.org/W4231327028","https://openalex.org/W4245203543","https://openalex.org/W4246344928","https://openalex.org/W6676539963","https://openalex.org/W7073942470"],"related_works":["https://openalex.org/W2135981148","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2754086592","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W2519428907","https://openalex.org/W1966325333","https://openalex.org/W2545310974"],"abstract_inverted_index":{"In":[0],"this":[1,121],"paper,":[2],"we":[3],"describe":[4],"how":[5],"network-on-chip":[6],"(NoC)":[7],"can":[8],"be":[9],"the":[10,38,62,145,153],"next":[11],"major":[12],"challenge":[13],"to":[14,64,83,91,108,133],"implement":[15],"complex":[16],"and":[17,28,94,98,105,113,137,156],"function-rich":[18],"applications":[19],"in":[20,36,42,110,120,152],"advanced":[21],"manufacturing":[22],"processes":[23],"at":[24],"90":[25],"nm":[26],"technology":[27],"below.":[29],"Although":[30],"much":[31],"progress":[32],"has":[33,59],"been":[34,61],"made":[35],"connecting":[37],"various":[39],"components":[40],"encompassed":[41],"communication":[43,100],"networks":[44],"for":[45,140],"system-on-chip":[46],"(SoC)":[47],"designs":[48,107],"(e.g.,":[49],"processor-specific":[50],"bus":[51],"architectures,":[52],"interface":[53],"adapters,":[54],"etc.),":[55],"until":[56],"now":[57],"there":[58],"not":[60],"possibility":[63],"consider":[65],"a":[66,85],"chip-wide":[67],"architectural":[68],"methodology":[69],"that":[70,130],"takes":[71],"into":[72],"account":[73],"all":[74],"typical":[75],"NoC":[76,141],"design":[77,80,154],"requirements.":[78],"As":[79],"complexity":[81],"continues":[82],"increase,":[84],"more":[86],"global":[87],"approach":[88],"is":[89,123],"required":[90],"effectively":[92],"transport":[93],"manage":[95],"both":[96],"on-chip":[97],"off-chip":[99],"traffic,":[101],"optimize":[102],"wire":[103],"efficiency":[104],"permit":[106],"scale":[109],"size,":[111],"complexity,":[112],"IP":[114,147],"block":[115],"usage.":[116],"The":[117],"system":[118],"described":[119],"work":[122],"based":[124],"on":[125],"an":[126,135],"innovative":[127],"switching":[128],"fabric":[129],"allows":[131],"designers":[132],"build":[134],"efficient":[136],"scalable":[138],"architecture":[139],"implementation,":[142],"without":[143],"disrupting":[144],"existing":[146],"interconnect":[148],"solutions":[149],"currently":[150],"used":[151],"tools":[155],"flows.":[157]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}