{"id":"https://openalex.org/W1494193261","doi":"https://doi.org/10.1109/iccd.2004.1347916","title":"On-chip transparent wire pipelining","display_name":"On-chip transparent wire pipelining","publication_year":2004,"publication_date":"2004-11-08","ids":{"openalex":"https://openalex.org/W1494193261","doi":"https://doi.org/10.1109/iccd.2004.1347916","mag":"1494193261"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2004.1347916","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347916","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036528695","display_name":"Mario R. Casu","orcid":"https://orcid.org/0000-0002-1026-0178"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M.R. Casu","raw_affiliation_strings":["Dipartimento di Elettronica, Politecnico di Turino, Torino, Italy","Dipt. di Elettronica, Politecnico di Torino, Italy#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipt. di Elettronica, Politecnico di Torino, Italy#TAB#","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052069851","display_name":"L. Macchiarulo","orcid":"https://orcid.org/0009-0004-1141-0344"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Macchiarulo","raw_affiliation_strings":["Dipartimento di Elettronica, Politecnico di Turino, Torino, Italy","Dipt. di Elettronica, Politecnico di Torino, Italy#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipt. di Elettronica, Politecnico di Torino, Italy#TAB#","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"32","issue":null,"first_page":"160","last_page":"167"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7199625372886658},{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.6345109939575195},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6229784488677979},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4403392970561981},{"id":"https://openalex.org/keywords/software-pipelining","display_name":"Software pipelining","score":0.42795461416244507},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3408718705177307},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3317689299583435},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3283819854259491},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2586195468902588},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1363731324672699},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13161557912826538},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1071428656578064},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.07698485255241394},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.06901490688323975}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7199625372886658},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.6345109939575195},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6229784488677979},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4403392970561981},{"id":"https://openalex.org/C188854837","wikidata":"https://www.wikidata.org/wiki/Q268469","display_name":"Software pipelining","level":3,"score":0.42795461416244507},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3408718705177307},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3317689299583435},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3283819854259491},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2586195468902588},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1363731324672699},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13161557912826538},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1071428656578064},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.07698485255241394},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.06901490688323975}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2004.1347916","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347916","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Life below water","id":"https://metadata.un.org/sdg/14"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W158240323","https://openalex.org/W1519071565","https://openalex.org/W1587198951","https://openalex.org/W1975134759","https://openalex.org/W1983250183","https://openalex.org/W2032145219","https://openalex.org/W2042882340","https://openalex.org/W2047359440","https://openalex.org/W2071886931","https://openalex.org/W2088808707","https://openalex.org/W2096869104","https://openalex.org/W2098002104","https://openalex.org/W2099190567","https://openalex.org/W2099552965","https://openalex.org/W2109059344","https://openalex.org/W2125690626","https://openalex.org/W2126626036","https://openalex.org/W2129943737","https://openalex.org/W2141242940","https://openalex.org/W2142605272","https://openalex.org/W2144148413","https://openalex.org/W2145580788","https://openalex.org/W2147602666","https://openalex.org/W2151415616","https://openalex.org/W2153889277","https://openalex.org/W2158098137","https://openalex.org/W2160566592","https://openalex.org/W2165089524","https://openalex.org/W2165106519","https://openalex.org/W2169049905","https://openalex.org/W4206143080","https://openalex.org/W4233874538","https://openalex.org/W4240110784","https://openalex.org/W4240722455","https://openalex.org/W4242883398","https://openalex.org/W4244400208","https://openalex.org/W4245298162","https://openalex.org/W4245410373","https://openalex.org/W4248822524","https://openalex.org/W4249427125","https://openalex.org/W6630999468","https://openalex.org/W6643831366","https://openalex.org/W6675008304","https://openalex.org/W6681131238","https://openalex.org/W6681728312","https://openalex.org/W6682767452","https://openalex.org/W6683978969"],"related_works":["https://openalex.org/W2138022277","https://openalex.org/W1631753024","https://openalex.org/W2004325343","https://openalex.org/W2533212402","https://openalex.org/W2592133661","https://openalex.org/W2534143559","https://openalex.org/W2038654640","https://openalex.org/W2078880479","https://openalex.org/W2142450926","https://openalex.org/W4245257593"],"abstract_inverted_index":{"Wire":[0],"pipelining":[1,79],"has":[2],"been":[3],"proposed":[4],"as":[5],"a":[6,27,34],"viable":[7],"mean":[8],"to":[9,41,80],"break":[10],"the":[11,46,56,63,70],"discrepancy":[12],"between":[13],"decreasing":[14],"gate":[15],"delays":[16,20],"and":[17,65],"increasing":[18],"wire":[19,78],"in":[21,39,45,62],"deep-submicron":[22],"technologies.":[23],"Far":[24],"from":[25,76],"being":[26],"straightforwardly":[28],"applicable":[29],"technique,":[30],"this":[31,51],"methodology":[32],"requires":[33],"number":[35],"of":[36],"design":[37,48,82],"modifications":[38],"order":[40],"insert":[42],"it":[43],"seamlessly":[44],"current":[47],"flow.":[49],"In":[50],"paper,":[52],"we":[53,67,72],"briefly":[54],"survey":[55],"methods":[57],"presented":[58],"by":[59],"other":[60],"researchers":[61],"field":[64],"then":[66],"thoroughly":[68],"analyze":[69],"solutions":[71],"recently":[73],"proposed,":[74],"ranging":[75],"system-level":[77],"physical":[81],"aspects.":[83]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}