{"id":"https://openalex.org/W1490938458","doi":"https://doi.org/10.1109/iccd.2004.1347895","title":"Defining wakeup width for efficient dynamic scheduling","display_name":"Defining wakeup width for efficient dynamic scheduling","publication_year":2004,"publication_date":"2004-11-08","ids":{"openalex":"https://openalex.org/W1490938458","doi":"https://doi.org/10.1109/iccd.2004.1347895","mag":"1490938458"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2004.1347895","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347895","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032279752","display_name":"Aneesh Aggarwal","orcid":"https://orcid.org/0000-0002-2493-1956"},"institutions":[{"id":"https://openalex.org/I123946342","display_name":"Binghamton University","ror":"https://ror.org/008rmbt77","country_code":"US","type":"education","lineage":["https://openalex.org/I123946342"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A. Aggarwal","raw_affiliation_strings":["ECE Department, Binghamton University, Binghamton, NY, USA","Dept. of Electr. & Comput. Eng., Binghamton Univ., NY, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"ECE Department, Binghamton University, Binghamton, NY, USA","institution_ids":["https://openalex.org/I123946342"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Binghamton Univ., NY, USA#TAB#","institution_ids":["https://openalex.org/I123946342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081181254","display_name":"M. Franklin","orcid":"https://orcid.org/0000-0002-2650-216X"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Franklin","raw_affiliation_strings":["ECE Department and UMIACS, University of Maryland, College Park, MD, USA","University of Maryland, College Park"],"affiliations":[{"raw_affiliation_string":"ECE Department and UMIACS, University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"University of Maryland, College Park","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052707216","display_name":"O\u011fuz Ergin","orcid":"https://orcid.org/0000-0003-2701-3787"},"institutions":[{"id":"https://openalex.org/I123946342","display_name":"Binghamton University","ror":"https://ror.org/008rmbt77","country_code":"US","type":"education","lineage":["https://openalex.org/I123946342"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"O. Ergin","raw_affiliation_strings":["ECE Department, Binghamton University, Binghamton, NY, USA","[Binghamton University, NY]"],"affiliations":[{"raw_affiliation_string":"ECE Department, Binghamton University, Binghamton, NY, USA","institution_ids":["https://openalex.org/I123946342"]},{"raw_affiliation_string":"[Binghamton University, NY]","institution_ids":["https://openalex.org/I123946342"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5032279752"],"corresponding_institution_ids":["https://openalex.org/I123946342"],"apc_list":null,"apc_paid":null,"fwci":3.1691,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.90790437,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"36","last_page":"41"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7869709730148315},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.7602601051330566},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.6931273937225342},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6215072274208069},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.526054859161377},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.515628457069397},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.4809119701385498},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.453232079744339},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.43145808577537537},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34280675649642944},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.24844247102737427},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18722859025001526},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11926192045211792},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07720965147018433}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7869709730148315},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.7602601051330566},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.6931273937225342},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6215072274208069},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.526054859161377},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.515628457069397},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.4809119701385498},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.453232079744339},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.43145808577537537},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34280675649642944},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.24844247102737427},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18722859025001526},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11926192045211792},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07720965147018433},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2004.1347895","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347895","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.89.9568","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.89.9568","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ws.binghamton.edu/aneesh/wkwid.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W2032094184","https://openalex.org/W2039631685","https://openalex.org/W2095644119","https://openalex.org/W2101084218","https://openalex.org/W2102727118","https://openalex.org/W2111880608","https://openalex.org/W2112833506","https://openalex.org/W2116758648","https://openalex.org/W2121050483","https://openalex.org/W2121539621","https://openalex.org/W2130836267","https://openalex.org/W2140200206","https://openalex.org/W2140782438","https://openalex.org/W2143032080","https://openalex.org/W2155470191","https://openalex.org/W2155470578","https://openalex.org/W2156174665","https://openalex.org/W2156476900","https://openalex.org/W2161864047","https://openalex.org/W2544627682","https://openalex.org/W3140903683","https://openalex.org/W4236892585","https://openalex.org/W4242771098","https://openalex.org/W4244330651","https://openalex.org/W4246870635","https://openalex.org/W4251468890","https://openalex.org/W4253421865","https://openalex.org/W6676560497","https://openalex.org/W6680931953","https://openalex.org/W6683188493","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W2204879205","https://openalex.org/W1943174035","https://openalex.org/W2096437374","https://openalex.org/W1928481607","https://openalex.org/W3135165657","https://openalex.org/W1485582195","https://openalex.org/W57337972","https://openalex.org/W1561306903","https://openalex.org/W2563702065","https://openalex.org/W1596579276"],"abstract_inverted_index":{"A":[0],"larger":[1,16],"dynamic":[2],"scheduler":[3,23,42,127],"(DS)":[4],"exposes":[5],"more":[6],"instruction":[7,60],"level":[8],"parallelism":[9],"(ILP),":[10],"giving":[11],"better":[12],"performance.":[13],"However,":[14],"a":[15,21,26,35,123],"DS":[17,37],"also":[18],"results":[19,57,74],"in":[20,116,126,140],"longer":[22],"latency":[24,45],"and":[25,107,131],"slower":[27],"clock":[28],"speed.":[29],"In":[30],"this":[31],"paper,":[32],"we":[33],"propose":[34],"new":[36],"design":[38,63],"that":[39,69,77,122],"reduces":[40],"the":[41,48,53,67,70,84,91,100,103,111,141,148],"critical":[43],"path":[44],"by":[46],"reducing":[47],"wakeup":[49],"width":[50],"(defined":[51],"as":[52],"effective":[54],"number":[55,72],"of":[56,73,102,110],"used":[58],"for":[59,147],"wakeup).":[61],"The":[62],"is":[64,87,133],"based":[65],"on":[66],"realization":[68],"average":[71],"per":[75,143],"cycle":[76,144],"are":[78,97],"immediately":[79],"required":[80],"to":[81],"wake":[82],"up":[83],"dependent":[85],"instructions":[86,142],"considerably":[88],"less":[89,136],"than":[90,137],"processor":[92],"issue":[93,113],"width.":[94],"Our":[95],"designs":[96],"evaluated":[98],"using":[99],"simulation":[101],"SPEC":[104],"2000":[105],"benchmarks":[106],"SPICE":[108],"simulations":[109],"actual":[112],"queue":[114],"layouts":[115],"0.18":[117],"micron":[118],"process.":[119],"We":[120],"found":[121],"significant":[124],"reduction":[125,139],"latency,":[128],"power":[129],"consumption":[130],"area":[132],"achieved":[134],"with":[135],"2%":[138],"(IPC)":[145],"count":[146],"SPEC2K":[149],"benchmarks.":[150]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}