{"id":"https://openalex.org/W2161161342","doi":"https://doi.org/10.1109/iccd.2003.1240932","title":"Multiple-V/sub dd/ scheduling/allocation for partitioned floorplan","display_name":"Multiple-V/sub dd/ scheduling/allocation for partitioned floorplan","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W2161161342","doi":"https://doi.org/10.1109/iccd.2003.1240932","mag":"2161161342"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2003.1240932","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2003.1240932","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 21st International Conference on Computer Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085744004","display_name":"Dong\u2010Ku Kang","orcid":"https://orcid.org/0000-0003-1261-6446"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Kang","raw_affiliation_strings":["Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085777351","display_name":"Mark C. Johnson","orcid":"https://orcid.org/0000-0003-1748-1448"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.C. Johnson","raw_affiliation_strings":["Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0000-0002-0735-9695"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaushik Roy","raw_affiliation_strings":["Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":0.8273,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.73600799,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"412","last_page":"418"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8544570207595825},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.617506742477417},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5600437521934509},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5297112464904785},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5184764266014099},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.4758301079273224},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.4600868225097656},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4531347155570984},{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.4113911986351013},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3560947775840759},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3378601372241974},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22169029712677002},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20294761657714844},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19327282905578613},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13511192798614502},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10897740721702576}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8544570207595825},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.617506742477417},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5600437521934509},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5297112464904785},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5184764266014099},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.4758301079273224},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.4600868225097656},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4531347155570984},{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.4113911986351013},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3560947775840759},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3378601372241974},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22169029712677002},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20294761657714844},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19327282905578613},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13511192798614502},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10897740721702576},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2003.1240932","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2003.1240932","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 21st International Conference on Computer Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.800000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1566988221","https://openalex.org/W1999640823","https://openalex.org/W2009083496","https://openalex.org/W2011579672","https://openalex.org/W2051230585","https://openalex.org/W2086629796","https://openalex.org/W2093842169","https://openalex.org/W2121190917","https://openalex.org/W2123421819","https://openalex.org/W2126636602","https://openalex.org/W2154462472","https://openalex.org/W2161455936","https://openalex.org/W2180333551","https://openalex.org/W2342521101"],"related_works":["https://openalex.org/W2134549436","https://openalex.org/W233224440","https://openalex.org/W2160236198","https://openalex.org/W1951668625","https://openalex.org/W2903287280","https://openalex.org/W3140976369","https://openalex.org/W2132158474","https://openalex.org/W4248822524","https://openalex.org/W2142605272","https://openalex.org/W4400482493"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,13,54,81,134,170],"multiple-V/sub":[3,82,94,135,171],"dd/":[4,17,83,95,136,172],"scheduling":[5],"and":[6,69,90,115,127,150,190],"allocation":[7],"scheme":[8,132],"for":[9,138,184],"low-power":[10],"that":[11],"considers":[12],"partitioned":[14,142,173],"floorplan.":[15,143],"Multiple-V/sup":[16],"designs":[18],"inevitably":[19],"introduce":[20],"an":[21,27,139],"additional":[22,28,50],"power":[23,51],"mesh,":[24],"thus":[25],"consuming":[26],"metal":[29],"layer.":[30],"Considering":[31],"voltage":[32,43,63,99,108,120,141,154,163],"partition":[33],"during":[34],"scheduling,":[35],"we":[36,78],"may":[37],"place":[38],"the":[39,49,59,66,70,93,98,119,125,128,151,160,165],"resources":[40],"of":[41,101,145,153,169,178],"same":[42],"in":[44],"one":[45],"partition;":[46],"thereby":[47],"reducing":[48],"meshes.":[52],"Such":[53],"schedule":[55,84,126,137],"can":[56,72],"also":[57],"reduce":[58],"interfaces":[60],"between":[61],"different":[62],"partitions.":[64],"Therefore,":[65],"logic":[67],"level-converters":[68],"interconnects":[71],"be":[73],"reduced.":[74],"To":[75],"accomplish":[76],"this,":[77],"first":[79],"generate":[80],"using":[85],"force-directed":[86],"scheduling.":[87],"Given":[88],"resource":[89,105],"time":[91],"constraints,":[92],"scheduler":[96],"determines":[97],"assignment":[100],"each":[102],"node":[103],"with":[104],"constraints.":[106],"Next,":[107],"partitioning":[109,121],"is":[110],"performed.":[111],"Based":[112],"on":[113],"pair-wise":[114],"multiple-way":[116],"graph":[117],"partitioning,":[118],"algorithm":[122],"iteratively":[123],"improves":[124],"allocation.":[129],"The":[130],"proposed":[131],"generates":[133],"improved":[140],"Reduction":[144],"level-converter":[146],"cost,":[147,149],"interconnect":[148,191],"number":[152],"clusters":[155],"were":[156,182],"achieved.":[157],"Relative":[158],"to":[159],"minimum":[161],"single":[162],"design,":[164],"average":[166],"energy":[167],"savings":[168],"design":[174],"was":[175],"29.7%.":[176],"Reductions":[177],"33.1%,":[179],"28.3%,":[180],"51.3%":[181],"achieved":[183],"level-conversion":[185],"energy,":[186,192],"total":[187],"bus":[188],"length":[189],"respectively.":[193]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}