{"id":"https://openalex.org/W2136636210","doi":"https://doi.org/10.1109/iccd.2003.1240911","title":"An efficient VLIW DSP architecture for baseband processing","display_name":"An efficient VLIW DSP architecture for baseband processing","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W2136636210","doi":"https://doi.org/10.1109/iccd.2003.1240911","mag":"2136636210"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2003.1240911","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2003.1240911","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 21st International Conference on Computer Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102077864","display_name":"Tay\u2013Jyi Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Tay-Jyi Lin","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Taiwan","Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084179403","display_name":"Chin-Chi Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chin-Chi Chang","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Taiwan","Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002636260","display_name":"Chen-Chia Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chen-Chia Lee","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Taiwan","Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111437326","display_name":"Chein-Wei Jen","orcid":"https://orcid.org/0000-0003-0568-5056"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chein-Wei Jen","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Taiwan","Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5102077864"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":2.905,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.90351305,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"307","last_page":"312"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9605131149291992},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8117190003395081},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.5333362221717834},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5091409087181091},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.49046918749809265},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.470954030752182},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.4465920627117157},{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.4194445013999939},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.4102820158004761},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28223270177841187},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.1081916093826294},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.10208830237388611},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08815976977348328},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.08001342415809631}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9605131149291992},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8117190003395081},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.5333362221717834},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5091409087181091},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.49046918749809265},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.470954030752182},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.4465920627117157},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.4194445013999939},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.4102820158004761},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28223270177841187},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.1081916093826294},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.10208830237388611},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08815976977348328},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.08001342415809631},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2003.1240911","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2003.1240911","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 21st International Conference on Computer Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.599.1641","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.599.1641","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://twins.ee.nctu.edu.tw/~tjlin/research/iccd2003.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W162499567","https://openalex.org/W1505763147","https://openalex.org/W1555915743","https://openalex.org/W1757662326","https://openalex.org/W2097632325","https://openalex.org/W2122365515","https://openalex.org/W2133066287","https://openalex.org/W2136537144","https://openalex.org/W2148051985","https://openalex.org/W2725179571","https://openalex.org/W2788962374","https://openalex.org/W6674638094","https://openalex.org/W6682005402"],"related_works":["https://openalex.org/W89872709","https://openalex.org/W2581286023","https://openalex.org/W788524553","https://openalex.org/W2387572761","https://openalex.org/W2054117411","https://openalex.org/W2049097986","https://openalex.org/W2357256492","https://openalex.org/W3022819336","https://openalex.org/W2016285626","https://openalex.org/W4248406484"],"abstract_inverted_index":{"The":[0,103],"VLIW":[1,26,94,145],"processors":[2,27],"with":[3,70,96,129,137],"static":[4],"instruction":[5,38,126],"scheduling":[6],"and":[7,51,100,110],"thus":[8],"deterministic":[9],"execution":[10],"times":[11],"are":[12],"very":[13],"suitable":[14],"for":[15,76,85],"high-performance":[16],"real-time":[17],"DSP":[18,140],"applications.":[19],"But":[20],"the":[21,29,42,47,52,64,92,116,124,130,138,143],"two":[22],"major":[23],"weaknesses":[24],"in":[25,46],"prevent":[28],"integration":[30],"of":[31,115],"more":[32],"functional":[33],"units":[34],"(FU)for":[35],"a":[36,58,86],"higher":[37],"issuing":[39],"rate":[40],"&":[41],"dramatically":[43],"growing":[44],"complexity":[45],"register":[48],"file":[49],"(RF),":[50],"poor":[53],"code":[54,151],"density.":[55],"We":[56,89],"propose":[57,91],"novel":[59],"ring-structure":[60,104,132],"RF,":[61],"which":[62],"partitions":[63],"centralized":[65,117],"RF":[66,105,133],"into":[67],"2N":[68],"subblocks":[69],"an":[71],"explicit":[72],"N-by-N":[73],"switch":[74],"network":[75],"N":[77],"FU.":[78,88],"Each":[79],"subblock":[80],"only":[81],"requires":[82],"access":[83,113],"ports":[84],"single":[87],"also":[90],"hierarchical":[93,144],"encoding":[95,146],"variable-length":[97],"RISC-like":[98],"instructions":[99],"NOP":[101],"removal.":[102],"saves":[106],"91.88%":[107],"silicon":[108],"area":[109],"reduces":[111],"77.35%":[112],"time":[114],"RF.":[118],"Our":[119],"simulation":[120],"results":[121],"show":[122],"that":[123],"proposed":[125],"set":[127],"architecture":[128],"exposed":[131],"has":[134],"comparable":[135],"performance":[136],"state-of-the-art":[139],"processors.":[141],"Moreover,":[142],"can":[147],"save":[148],"32%/spl":[149],"sim/50%":[150],"sizes.":[152]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}