{"id":"https://openalex.org/W2140571961","doi":"https://doi.org/10.1109/iccd.2003.1240889","title":"Profiling interrupt handler performance through kernel instrumentation","display_name":"Profiling interrupt handler performance through kernel instrumentation","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W2140571961","doi":"https://doi.org/10.1109/iccd.2003.1240889","mag":"2140571961"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2003.1240889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2003.1240889","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 21st International Conference on Computer Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021764698","display_name":"Branden Moore","orcid":null},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Moore","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Notre Dame, USA","[Department of Computer Science and Engineering, Notre Dame University, Notre Dame, IN, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Notre Dame, USA","institution_ids":["https://openalex.org/I107639228"]},{"raw_affiliation_string":"[Department of Computer Science and Engineering, Notre Dame University, Notre Dame, IN, USA]","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012543121","display_name":"Thomas Slabach","orcid":null},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Slabach","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Notre Dame, USA","[Department of Computer Science and Engineering, Notre Dame University, Notre Dame, IN, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Notre Dame, USA","institution_ids":["https://openalex.org/I107639228"]},{"raw_affiliation_string":"[Department of Computer Science and Engineering, Notre Dame University, Notre Dame, IN, USA]","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033514251","display_name":"Lambert Schaelicke","orcid":null},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L. Schaelicke","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Notre Dame, USA","[Department of Computer Science and Engineering, Notre Dame University, Notre Dame, IN, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Notre Dame, USA","institution_ids":["https://openalex.org/I107639228"]},{"raw_affiliation_string":"[Department of Computer Science and Engineering, Notre Dame University, Notre Dame, IN, USA]","institution_ids":["https://openalex.org/I107639228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I107639228"],"apc_list":null,"apc_paid":null,"fwci":0.824,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.68506566,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":"17","issue":null,"first_page":"156","last_page":"163"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.9651912450790405},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7711302638053894},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.694747805595398},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.617051899433136},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5892072319984436},{"id":"https://openalex.org/keywords/instrumentation","display_name":"Instrumentation (computer programming)","score":0.5881861448287964},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5601309537887573},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.4792444705963135},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4154777526855469}],"concepts":[{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.9651912450790405},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7711302638053894},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.694747805595398},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.617051899433136},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5892072319984436},{"id":"https://openalex.org/C118530786","wikidata":"https://www.wikidata.org/wiki/Q1134732","display_name":"Instrumentation (computer programming)","level":2,"score":0.5881861448287964},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5601309537887573},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.4792444705963135},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4154777526855469},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2003.1240889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2003.1240889","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 21st International Conference on Computer Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.565.7311","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.565.7311","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.forkit.org/~bmoore/research/pubs/int_iccd03.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W50031504","https://openalex.org/W63944998","https://openalex.org/W1545677707","https://openalex.org/W2032732648","https://openalex.org/W2040183246","https://openalex.org/W2071009745","https://openalex.org/W2105321788","https://openalex.org/W2142676900","https://openalex.org/W2144433126","https://openalex.org/W2153131460","https://openalex.org/W2162526865","https://openalex.org/W2167857335","https://openalex.org/W2172126802","https://openalex.org/W4205854416","https://openalex.org/W4256386389","https://openalex.org/W6602037519","https://openalex.org/W6602613798","https://openalex.org/W6675903601","https://openalex.org/W6685442261"],"related_works":["https://openalex.org/W4288898221","https://openalex.org/W2358308054","https://openalex.org/W2109690896","https://openalex.org/W2391783641","https://openalex.org/W4231875098","https://openalex.org/W4230529130","https://openalex.org/W1646292588","https://openalex.org/W2139075651","https://openalex.org/W2134920996","https://openalex.org/W2963830067"],"abstract_inverted_index":{"As":[0],"a":[1,14,22,69,82],"result":[2],"of":[3,25,60,68,71,85],"technology":[4],"trends":[5,37],"towards":[6,91],"multigigahertz":[7],"processors,":[8],"the":[9,58,89],"I/O":[10,44],"system":[11],"is":[12,38,54],"becoming":[13],"critical":[15],"bottleneck":[16],"for":[17,40],"many":[18],"applications.":[19],"Interrupts":[20],"are":[21],"major":[23],"aspect":[24],"most":[26],"device":[27],"drivers.":[28],"Characterizing":[29],"interrupt":[30,77,106],"performance":[31,52],"and":[32,42,95],"its":[33],"relation":[34],"to":[35,56,98,105],"architectural":[36],"important":[39],"understanding":[41],"improving":[43],"subsystem":[45],"performance.":[46,108],"Kernel":[47],"instrumentation":[48],"in":[49],"combination":[50],"with":[51],"counters":[53],"able":[55],"overcome":[57],"limitations":[59],"microbenchmarks":[61],"when":[62],"measuring":[63],"interrupts.":[64],"A":[65],"comparative":[66],"analysis":[67],"range":[70],"IA-32":[72],"based":[73],"systems":[74],"reveals":[75],"that":[76],"handler":[78],"code":[79],"exhibits":[80],"only":[81],"low":[83],"degree":[84],"instruction-level":[86],"parallelism.":[87],"Consequently,":[88],"trend":[90],"deeper":[92],"processor":[93],"pipelines":[94],"smaller":[96],"caches":[97],"maximize":[99],"clock":[100],"frequency":[101],"can":[102],"be":[103],"detrimental":[104],"handling":[107]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}