{"id":"https://openalex.org/W2121882537","doi":"https://doi.org/10.1109/iccd.2003.1240878","title":"Precomputation-based guarding for dynamic and leakage power reduction","display_name":"Precomputation-based guarding for dynamic and leakage power reduction","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W2121882537","doi":"https://doi.org/10.1109/iccd.2003.1240878","mag":"2121882537"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2003.1240878","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2003.1240878","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 21st International Conference on Computer Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090363509","display_name":"A. Abddollahi","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Abddollahi","raw_affiliation_strings":["University of Southern California, USA","University of Southern California, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Southern California, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"University of Southern California, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046984567","display_name":"Massoud Pedarm","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Pedarm","raw_affiliation_strings":["University of Southern California, USA","University of Southern California, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Southern California, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"University of Southern California, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036666925","display_name":"Farzan Fallah","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094759","display_name":"Fujitsu (United States)","ror":"https://ror.org/0073whr05","country_code":"US","type":"company","lineage":["https://openalex.org/I2252096349","https://openalex.org/I4210094759"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F. Fallah","raw_affiliation_strings":["Fujitsu Laboratories of America, Inc., USA","FUJITSU"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories of America, Inc., USA","institution_ids":["https://openalex.org/I4210094759"]},{"raw_affiliation_string":"FUJITSU","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102001964","display_name":"Indradeep Ghosh","orcid":"https://orcid.org/0000-0003-3146-4003"},"institutions":[{"id":"https://openalex.org/I4210094759","display_name":"Fujitsu (United States)","ror":"https://ror.org/0073whr05","country_code":"US","type":"company","lineage":["https://openalex.org/I2252096349","https://openalex.org/I4210094759"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I. Ghosh","raw_affiliation_strings":["Fujitsu Laboratories of America, Inc., USA","FUJITSU"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fujitsu Laboratories of America, Inc., USA","institution_ids":["https://openalex.org/I4210094759"]},{"raw_affiliation_string":"FUJITSU","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.723,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.93879787,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"90","last_page":"97"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/precomputation","display_name":"Precomputation","score":0.926833987236023},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7103087306022644},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.5925791263580322},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5798542499542236},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5611366033554077},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5506309270858765},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5390142798423767},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4816697835922241},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.4563700258731842},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4223022162914276},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.41297605633735657},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3482300937175751},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3360081911087036},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32213354110717773},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.24636632204055786},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1555193066596985},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1394938826560974},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10098868608474731},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.09473377466201782}],"concepts":[{"id":"https://openalex.org/C159379195","wikidata":"https://www.wikidata.org/wiki/Q7239568","display_name":"Precomputation","level":3,"score":0.926833987236023},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7103087306022644},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.5925791263580322},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5798542499542236},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5611366033554077},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5506309270858765},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5390142798423767},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4816697835922241},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.4563700258731842},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4223022162914276},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.41297605633735657},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3482300937175751},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3360081911087036},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32213354110717773},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.24636632204055786},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1555193066596985},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1394938826560974},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10098868608474731},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.09473377466201782},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2003.1240878","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2003.1240878","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 21st International Conference on Computer Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.567.3787","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.567.3787","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://atrak.usc.edu/~afshin/ICCD03.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W1782028251","https://openalex.org/W1994298038","https://openalex.org/W2014173511","https://openalex.org/W2049204312","https://openalex.org/W2114621701","https://openalex.org/W2119480361","https://openalex.org/W2121194013","https://openalex.org/W2134980804","https://openalex.org/W2154941994","https://openalex.org/W2155694184","https://openalex.org/W2162051978","https://openalex.org/W2167747762","https://openalex.org/W2169468042","https://openalex.org/W2615428366","https://openalex.org/W2725179571","https://openalex.org/W3172772885","https://openalex.org/W4236014805","https://openalex.org/W4247881338","https://openalex.org/W6653763660","https://openalex.org/W6667722213","https://openalex.org/W6797258325"],"related_works":["https://openalex.org/W1978481021","https://openalex.org/W2121882537","https://openalex.org/W2184649905","https://openalex.org/W2419557587","https://openalex.org/W1565162441","https://openalex.org/W2544521189","https://openalex.org/W3110501554","https://openalex.org/W2145169882","https://openalex.org/W2041610403","https://openalex.org/W1524378029"],"abstract_inverted_index":{"We":[0,58],"present":[1],"a":[2,20,66,109],"precomputation-based":[3],"guarding":[4,79],"technique":[5,64],"to":[6,61,65],"reduce":[7],"both":[8,53],"dynamic":[9,54,78],"and":[10,49,55,75,80],"static":[11,56],"power":[12,102],"consumptions":[13],"in":[14,27,100],"CMOS":[15],"VLSI":[16],"circuits.":[17],"More":[18],"precisely,":[19],"high":[21],"threshold":[22],"sleep":[23,44,81],"transistor":[24,45,82],"is":[25,46,120],"placed":[26],"series":[28],"with":[29],"some":[30],"portions":[31],"of":[32,40,68,90,104,108],"the":[33,37,41,43,88,91,101],"circuit.":[34],"Based":[35],"on":[36,48],"input":[38],"values":[39],"circuit,":[42],"turned":[47],"off,":[50],"thus,":[51],"saving":[52],"power.":[57],"show":[59,97],"how":[60],"apply":[62],"this":[63],"number":[67],"common":[69],"arithmetic":[70],"blocks,":[71],"including":[72],"comparators,":[73],"adders":[74],"multipliers.":[76],"Finally,":[77],"activity":[83],"reduction":[84,99],"techniques":[85],"for":[86],"improving":[87],"performance":[89],"method":[92],"are":[93],"presented.":[94],"Experimental":[95],"results":[96],"81%":[98],"consumption":[103],"data":[105],"path":[106],"modules":[107],"commercial":[110],"VLIW":[111],"processor":[112],"can":[113],"be":[114],"achieved":[115,127],"using":[116],"our":[117],"techniques.":[118],"This":[119],"20%":[121],"higher":[122],"than":[123],"what":[124],"has":[125],"been":[126],"by":[128],"previous":[129],"methods.":[130]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}