{"id":"https://openalex.org/W2115688358","doi":"https://doi.org/10.1109/iccd.2002.1106823","title":"SIMD extension to VLIW multicluster processors for embedded applications","display_name":"SIMD extension to VLIW multicluster processors for embedded applications","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W2115688358","doi":"https://doi.org/10.1109/iccd.2002.1106823","mag":"2115688358"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2002.1106823","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106823","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017513884","display_name":"Domenico Barretta","orcid":"https://orcid.org/0000-0003-2649-8049"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"D. Barretta","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052803987","display_name":"William Fornaciari","orcid":"https://orcid.org/0000-0001-8294-730X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"W. Fornaciari","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109334211","display_name":"M. Sami","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Sami","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036123913","display_name":"Danilo Pau","orcid":"https://orcid.org/0000-0003-1585-2313"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Pau","raw_affiliation_strings":["ST Microelectronics s.r.l"],"affiliations":[{"raw_affiliation_string":"ST Microelectronics s.r.l","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5017513884"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.2515,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.55323916,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"523","last_page":"526"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9600207209587097},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.9164777994155884},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8942350149154663},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.78523188829422},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.7001162767410278},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.6695948243141174},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5931773781776428},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5220244526863098},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.507860004901886},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.4333268404006958},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.42196419835090637},{"id":"https://openalex.org/keywords/data-parallelism","display_name":"Data parallelism","score":0.41194599866867065},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12318935990333557}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9600207209587097},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.9164777994155884},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8942350149154663},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.78523188829422},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.7001162767410278},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.6695948243141174},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5931773781776428},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5220244526863098},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.507860004901886},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.4333268404006958},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.42196419835090637},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.41194599866867065},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12318935990333557},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2002.1106823","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2002.1106823","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/255639","is_oa":false,"landing_page_url":"http://doi.ieeecomputersociety.org/10.1109/ICCD.2002.1106823","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1920227747","https://openalex.org/W2109502721","https://openalex.org/W2119511297","https://openalex.org/W2137991591","https://openalex.org/W3147835733"],"related_works":["https://openalex.org/W2115688358","https://openalex.org/W1897551170","https://openalex.org/W1535590766","https://openalex.org/W2114750404","https://openalex.org/W2163046274","https://openalex.org/W47034296","https://openalex.org/W1972260469","https://openalex.org/W3187804951","https://openalex.org/W2009874002","https://openalex.org/W2148099609"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,7,28],"retargetable":[3],"architecture,":[4],"based":[5],"on":[6],"multicluster":[8],"VLIW":[9],"processor":[10],"that":[11,34],"can":[12],"exploit":[13],"either":[14],"instruction":[15],"level":[16,23],"parallelism":[17,24],"(ILP)":[18],"or":[19],"ILP":[20],"and":[21],"data":[22],"(DLP)":[25],"jointly":[26],"in":[27],"SIMD":[29],"fashion.":[30],"Simulation":[31],"results":[32],"show":[33],"performances":[35],"may":[36],"increase":[37],"significantly":[38],"when":[39],"the":[40,45],"application":[41],"is":[42],"compiled":[43],"for":[44],"proposed":[46],"architecture.":[47]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}